rust/comprehensive-rust
1
0
Fork 0
mirror of https://github.com/google/comprehensive-rust.git synced 2025-05-25 11:50:17 +02:00
Code Issues Releases Activity

Enable and use RTC interrupt.

Browse Source
This commit is contained in:
Andrew Walbran 2023-03-31 18:31:01 +01:00
parent 9aed038d8e
commit f6daca3dde
1 changed files with 9 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/exercises/bare-metal/rtc/src/main.rs
View File

@ -23,7 +23,7 @@ mod pl011;
// ANCHOR_END: top // ANCHOR_END: top
mod pl031; mod pl031;
use crate::gicv3::GicV3; use crate::gicv3::{irq_enable, GicV3, Trigger, SPI_START};
use crate::pl031::Rtc; use crate::pl031::Rtc;
use chrono::{TimeZone, Utc}; use chrono::{TimeZone, Utc};
use core::hint::spin_loop; use core::hint::spin_loop;
@ -43,6 +43,8 @@ const PL011_BASE_ADDRESS: *mut u32 = 0x900_0000 as _;
/// Base address of the PL031 RTC. /// Base address of the PL031 RTC.
const PL031_BASE_ADDRESS: *mut u32 = 0x901_0000 as _; const PL031_BASE_ADDRESS: *mut u32 = 0x901_0000 as _;
/// The IRQ used by the PL031 RTC: SPI 2.
const PL031_IRQ: u32 = SPI_START + 2;
// ANCHOR: main // ANCHOR: main
#[no_mangle] #[no_mangle]
@ -68,6 +70,12 @@ extern "C" fn main(x0: u64, x1: u64, x2: u64, x3: u64) {
let time = Utc.timestamp_opt(timestamp.into(), 0).unwrap(); let time = Utc.timestamp_opt(timestamp.into(), 0).unwrap();
info!("RTC: {time}"); info!("RTC: {time}");
GicV3::set_priority_mask(0xff);
gic.set_interrupt_priority(PL031_IRQ, 0x80);
gic.set_trigger(PL031_IRQ, Trigger::Level);
irq_enable();
gic.enable_interrupt(PL031_IRQ, true);
// Wait for 3 seconds, without interrupts. // Wait for 3 seconds, without interrupts.
let target = timestamp + 3; let target = timestamp + 3;
rtc.set_match(target); rtc.set_match(target);