2016-10-10 10:11:37 +02:00
|
|
|
/*
|
|
|
|
|
* VC-1 and WMV3 - DSP functions Loongson MMI-optimized
|
|
|
|
|
*
|
|
|
|
|
* Copyright (c) 2016 Zhou Xiaoyong <zhouxiaoyong@loongson.cn>
|
|
|
|
|
*
|
|
|
|
|
* This file is part of FFmpeg.
|
|
|
|
|
*
|
|
|
|
|
* FFmpeg is free software; you can redistribute it and/or
|
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* FFmpeg is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
|
* License along with FFmpeg; if not, write to the Free Software
|
|
|
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
|
*/
|
|
|
|
|
|
2021-04-14 15:11:43 +02:00
|
|
|
#include "libavutil/attributes.h"
|
2016-10-10 10:11:37 +02:00
|
|
|
#include "libavutil/avassert.h"
|
2020-05-27 14:54:38 +02:00
|
|
|
#include "libavutil/mem_internal.h"
|
|
|
|
|
|
2016-10-10 10:11:37 +02:00
|
|
|
#include "libavcodec/vc1dsp.h"
|
|
|
|
|
#include "constants.h"
|
|
|
|
|
#include "vc1dsp_mips.h"
|
|
|
|
|
#include "hpeldsp_mips.h"
|
|
|
|
|
#include "libavutil/mips/mmiutils.h"
|
|
|
|
|
|
2018-09-03 05:31:46 +02:00
|
|
|
#define VC1_INV_TRANCS_8_TYPE1(o1, o2, r1, r2, r3, r4, c0) \
|
|
|
|
|
"li %[tmp0], "#r1" \n\t" \
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp13] \n\t" \
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklwd %[ftmp13], %[ftmp13], %[ftmp13] \n\t" \
|
2018-09-03 05:31:46 +02:00
|
|
|
"li %[tmp0], "#r2" \n\t" \
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp14] \n\t" \
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklwd %[ftmp14], %[ftmp14], %[ftmp14] \n\t" \
|
2018-09-03 05:31:46 +02:00
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp13] \n\t" \
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp14] \n\t" \
|
|
|
|
|
"paddw %[ftmp1], %[ftmp1], %[ftmp2] \n\t" \
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp6], %[ftmp13] \n\t" \
|
|
|
|
|
"pmaddhw %[ftmp3], %[ftmp8], %[ftmp14] \n\t" \
|
|
|
|
|
"paddw %[ftmp2], %[ftmp2], %[ftmp3] \n\t" \
|
2016-10-10 10:11:37 +02:00
|
|
|
\
|
2018-09-03 05:31:46 +02:00
|
|
|
"li %[tmp0], "#r3" \n\t" \
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp13] \n\t" \
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklwd %[ftmp13], %[ftmp13], %[ftmp13] \n\t" \
|
2018-09-03 05:31:46 +02:00
|
|
|
"li %[tmp0], "#r4" \n\t" \
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp14] \n\t" \
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklwd %[ftmp14], %[ftmp14], %[ftmp14] \n\t" \
|
2018-09-03 05:31:46 +02:00
|
|
|
"pmaddhw %[ftmp3], %[ftmp9], %[ftmp13] \n\t" \
|
|
|
|
|
"pmaddhw %[ftmp4], %[ftmp11], %[ftmp14] \n\t" \
|
|
|
|
|
"paddw %[ftmp3], %[ftmp3], %[ftmp4] \n\t" \
|
|
|
|
|
"pmaddhw %[ftmp4], %[ftmp10], %[ftmp13] \n\t" \
|
|
|
|
|
"pmaddhw %[ftmp13], %[ftmp12], %[ftmp14] \n\t" \
|
|
|
|
|
"paddw %[ftmp4], %[ftmp4], %[ftmp13] \n\t" \
|
2016-10-10 10:11:37 +02:00
|
|
|
\
|
2018-09-17 11:20:28 +02:00
|
|
|
"paddw %[ftmp1], %[ftmp1], "#c0" \n\t" \
|
|
|
|
|
"paddw %[ftmp2], %[ftmp2], "#c0" \n\t" \
|
2018-09-03 05:31:46 +02:00
|
|
|
"paddw %[ftmp13], %[ftmp1], %[ftmp3] \n\t" \
|
|
|
|
|
"psubw %[ftmp14], %[ftmp1], %[ftmp3] \n\t" \
|
|
|
|
|
"paddw %[ftmp1], %[ftmp2], %[ftmp4] \n\t" \
|
|
|
|
|
"psubw %[ftmp3], %[ftmp2], %[ftmp4] \n\t" \
|
|
|
|
|
"psraw %[ftmp13], %[ftmp13], %[ftmp0] \n\t" \
|
|
|
|
|
"psraw %[ftmp1], %[ftmp1], %[ftmp0] \n\t" \
|
|
|
|
|
"psraw %[ftmp14], %[ftmp14], %[ftmp0] \n\t" \
|
|
|
|
|
"psraw %[ftmp3], %[ftmp3], %[ftmp0] \n\t" \
|
|
|
|
|
"punpcklhw %[ftmp2], %[ftmp13], %[ftmp1] \n\t" \
|
|
|
|
|
"punpckhhw %[ftmp4], %[ftmp13], %[ftmp1] \n\t" \
|
|
|
|
|
"punpcklhw "#o1", %[ftmp2], %[ftmp4] \n\t" \
|
|
|
|
|
"punpcklhw %[ftmp2], %[ftmp14], %[ftmp3] \n\t" \
|
|
|
|
|
"punpckhhw %[ftmp4], %[ftmp14], %[ftmp3] \n\t" \
|
|
|
|
|
"punpcklhw "#o2", %[ftmp2], %[ftmp4] \n\t"
|
|
|
|
|
|
|
|
|
|
#define VC1_INV_TRANCS_8_TYPE2(o1, o2, r1, r2, r3, r4, c0, c1) \
|
|
|
|
|
"li %[tmp0], "#r1" \n\t" \
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp13] \n\t" \
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklwd %[ftmp13], %[ftmp13], %[ftmp13] \n\t" \
|
2018-09-03 05:31:46 +02:00
|
|
|
"li %[tmp0], "#r2" \n\t" \
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp14] \n\t" \
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklwd %[ftmp14], %[ftmp14], %[ftmp14] \n\t" \
|
2018-09-03 05:31:46 +02:00
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp13] \n\t" \
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp14] \n\t" \
|
|
|
|
|
"paddw %[ftmp1], %[ftmp1], %[ftmp2] \n\t" \
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp6], %[ftmp13] \n\t" \
|
|
|
|
|
"pmaddhw %[ftmp3], %[ftmp8], %[ftmp14] \n\t" \
|
|
|
|
|
"paddw %[ftmp2], %[ftmp2], %[ftmp3] \n\t" \
|
2016-10-10 10:11:37 +02:00
|
|
|
\
|
2018-09-03 05:31:46 +02:00
|
|
|
"li %[tmp0], "#r3" \n\t" \
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp13] \n\t" \
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklwd %[ftmp13], %[ftmp13], %[ftmp13] \n\t" \
|
2018-09-03 05:31:46 +02:00
|
|
|
"li %[tmp0], "#r4" \n\t" \
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp14] \n\t" \
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklwd %[ftmp14], %[ftmp14], %[ftmp14] \n\t" \
|
2018-09-03 05:31:46 +02:00
|
|
|
"pmaddhw %[ftmp3], %[ftmp9], %[ftmp13] \n\t" \
|
|
|
|
|
"pmaddhw %[ftmp4], %[ftmp11], %[ftmp14] \n\t" \
|
|
|
|
|
"paddw %[ftmp3], %[ftmp3], %[ftmp4] \n\t" \
|
|
|
|
|
"pmaddhw %[ftmp4], %[ftmp10], %[ftmp13] \n\t" \
|
|
|
|
|
"pmaddhw %[ftmp13], %[ftmp12], %[ftmp14] \n\t" \
|
|
|
|
|
"paddw %[ftmp4], %[ftmp4], %[ftmp13] \n\t" \
|
2016-10-10 10:11:37 +02:00
|
|
|
\
|
2018-09-03 05:31:46 +02:00
|
|
|
"paddw %[ftmp13], %[ftmp1], %[ftmp3] \n\t" \
|
|
|
|
|
"psubw %[ftmp14], %[ftmp1], %[ftmp3] \n\t" \
|
|
|
|
|
"paddw %[ftmp14], %[ftmp14], "#c1" \n\t" \
|
|
|
|
|
"paddw %[ftmp1], %[ftmp2], %[ftmp4] \n\t" \
|
|
|
|
|
"psubw %[ftmp3], %[ftmp2], %[ftmp4] \n\t" \
|
|
|
|
|
"paddw %[ftmp3], %[ftmp3], "#c1" \n\t" \
|
|
|
|
|
"paddw %[ftmp13], %[ftmp13], "#c0" \n\t" \
|
|
|
|
|
"paddw %[ftmp14], %[ftmp14], "#c0" \n\t" \
|
|
|
|
|
"paddw %[ftmp1], %[ftmp1], "#c0" \n\t" \
|
|
|
|
|
"paddw %[ftmp3], %[ftmp3], "#c0" \n\t" \
|
|
|
|
|
"psraw %[ftmp13], %[ftmp13], %[ftmp0] \n\t" \
|
|
|
|
|
"psraw %[ftmp1], %[ftmp1], %[ftmp0] \n\t" \
|
|
|
|
|
"psraw %[ftmp14], %[ftmp14], %[ftmp0] \n\t" \
|
|
|
|
|
"psraw %[ftmp3], %[ftmp3], %[ftmp0] \n\t" \
|
|
|
|
|
"punpcklhw %[ftmp2], %[ftmp13], %[ftmp1] \n\t" \
|
|
|
|
|
"punpckhhw %[ftmp4], %[ftmp13], %[ftmp1] \n\t" \
|
|
|
|
|
"punpcklhw "#o1", %[ftmp2], %[ftmp4] \n\t" \
|
|
|
|
|
"punpcklhw %[ftmp2], %[ftmp14], %[ftmp3] \n\t" \
|
|
|
|
|
"punpckhhw %[ftmp4], %[ftmp14], %[ftmp3] \n\t" \
|
|
|
|
|
"punpcklhw "#o2", %[ftmp2], %[ftmp4] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
/* Do inverse transform on 8x8 block */
|
2017-03-21 19:29:52 +02:00
|
|
|
void ff_vc1_inv_trans_8x8_dc_mmi(uint8_t *dest, ptrdiff_t linesize, int16_t *block)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
int dc = block[0];
|
|
|
|
|
double ftmp[9];
|
|
|
|
|
mips_reg addr[1];
|
|
|
|
|
int count;
|
2021-06-01 08:22:09 +02:00
|
|
|
union mmi_intfloat64 dc_u;
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
dc = (3 * dc + 1) >> 1;
|
|
|
|
|
dc = (3 * dc + 16) >> 5;
|
2021-06-01 08:22:09 +02:00
|
|
|
dc_u.i = dc;
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
__asm__ volatile(
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor %[ftmp0], %[ftmp0], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
"pshufh %[dc], %[dc], %[ftmp0] \n\t"
|
|
|
|
|
"li %[count], 0x02 \n\t"
|
|
|
|
|
|
|
|
|
|
"1: \n\t"
|
|
|
|
|
MMI_LDC1(%[ftmp1], %[dest], 0x00)
|
|
|
|
|
PTR_ADDU "%[addr0], %[dest], %[linesize] \n\t"
|
|
|
|
|
MMI_LDC1(%[ftmp2], %[addr0], 0x00)
|
|
|
|
|
PTR_ADDU "%[addr0], %[addr0], %[linesize] \n\t"
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[addr0], 0x00)
|
|
|
|
|
PTR_ADDU "%[addr0], %[addr0], %[linesize] \n\t"
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[addr0], 0x00)
|
|
|
|
|
|
|
|
|
|
"punpckhbh %[ftmp5], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"punpckhbh %[ftmp6], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"punpckhbh %[ftmp7], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"punpckhbh %[ftmp8], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
"paddsh %[ftmp1], %[ftmp1], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp2], %[ftmp2], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp3], %[ftmp3], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp4], %[ftmp4], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp5], %[ftmp5], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp6], %[ftmp6], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp7], %[ftmp7], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp8], %[ftmp8], %[dc] \n\t"
|
|
|
|
|
|
|
|
|
|
"packushb %[ftmp1], %[ftmp1], %[ftmp5] \n\t"
|
|
|
|
|
"packushb %[ftmp2], %[ftmp2], %[ftmp6] \n\t"
|
|
|
|
|
"packushb %[ftmp3], %[ftmp3], %[ftmp7] \n\t"
|
|
|
|
|
"packushb %[ftmp4], %[ftmp4], %[ftmp8] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_SDC1(%[ftmp1], %[dest], 0x00)
|
|
|
|
|
PTR_ADDU "%[addr0], %[dest], %[linesize] \n\t"
|
|
|
|
|
MMI_SDC1(%[ftmp2], %[addr0], 0x00)
|
|
|
|
|
PTR_ADDU "%[addr0], %[addr0], %[linesize] \n\t"
|
|
|
|
|
MMI_SDC1(%[ftmp3], %[addr0], 0x00)
|
|
|
|
|
PTR_ADDU "%[addr0], %[addr0], %[linesize] \n\t"
|
|
|
|
|
MMI_SDC1(%[ftmp4], %[addr0], 0x00)
|
|
|
|
|
|
|
|
|
|
"addiu %[count], %[count], -0x01 \n\t"
|
|
|
|
|
PTR_ADDU "%[dest], %[addr0], %[linesize] \n\t"
|
|
|
|
|
"bnez %[count], 1b \n\t"
|
|
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[ftmp6]"=&f"(ftmp[6]), [ftmp7]"=&f"(ftmp[7]),
|
|
|
|
|
[ftmp8]"=&f"(ftmp[8]),
|
|
|
|
|
[addr0]"=&r"(addr[0]),
|
|
|
|
|
[count]"=&r"(count), [dest]"+&r"(dest)
|
|
|
|
|
: [linesize]"r"((mips_reg)linesize),
|
2021-06-01 08:22:09 +02:00
|
|
|
[dc]"f"(dc_u.f)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#if _MIPS_SIM != _ABIO32
|
|
|
|
|
void ff_vc1_inv_trans_8x8_mmi(int16_t block[64])
|
|
|
|
|
{
|
|
|
|
|
DECLARE_ALIGNED(16, int16_t, temp[64]);
|
2018-09-17 11:20:28 +02:00
|
|
|
double ftmp[23];
|
2018-09-03 05:31:46 +02:00
|
|
|
uint64_t tmp[1];
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
__asm__ volatile (
|
2018-09-17 11:20:28 +02:00
|
|
|
/* 1st loop: start */
|
2016-10-10 10:11:37 +02:00
|
|
|
"li %[tmp0], 0x03 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp0] \n\t"
|
|
|
|
|
|
2018-09-03 05:31:46 +02:00
|
|
|
// 1st part
|
2018-09-17 11:20:28 +02:00
|
|
|
MMI_LDC1(%[ftmp1], %[block], 0x00)
|
|
|
|
|
MMI_LDC1(%[ftmp11], %[block], 0x10)
|
|
|
|
|
MMI_LDC1(%[ftmp2], %[block], 0x20)
|
|
|
|
|
MMI_LDC1(%[ftmp12], %[block], 0x30)
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[block], 0x40)
|
|
|
|
|
MMI_LDC1(%[ftmp13], %[block], 0x50)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[block], 0x60)
|
|
|
|
|
MMI_LDC1(%[ftmp14], %[block], 0x70)
|
2018-09-03 05:31:46 +02:00
|
|
|
"punpcklhw %[ftmp5], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp6], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp7], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp8], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklhw %[ftmp9], %[ftmp11], %[ftmp12] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp10], %[ftmp11], %[ftmp12] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp11], %[ftmp13], %[ftmp14] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp12], %[ftmp13], %[ftmp14] \n\t"
|
2018-09-03 05:31:46 +02:00
|
|
|
|
|
|
|
|
/* ftmp15:dst03,dst02,dst01,dst00 ftmp22:dst73,dst72,dst71,dst70 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE1(%[ftmp15], %[ftmp22], 0x0010000c, 0x0006000c,
|
|
|
|
|
0x000f0010, 0x00040009, %[ff_pw_4])
|
|
|
|
|
|
|
|
|
|
/* ftmp16:dst13,dst12,dst11,dst10 ftmp21:dst63,dst62,dst61,dst60 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE1(%[ftmp16], %[ftmp21], 0x0006000c, 0xfff0fff4,
|
|
|
|
|
0xfffc000f, 0xfff7fff0, %[ff_pw_4])
|
|
|
|
|
|
|
|
|
|
/* ftmp17:dst23,dst22,dst21,dst20 ftmp20:dst53,dst52,dst51,dst50 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE1(%[ftmp17], %[ftmp20], 0xfffa000c, 0x0010fff4,
|
|
|
|
|
0xfff00009, 0x000f0004, %[ff_pw_4])
|
|
|
|
|
|
|
|
|
|
/* ftmp18:dst33,dst32,dst31,dst30 ftmp19:dst43,dst42,dst41,dst40 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE1(%[ftmp18], %[ftmp19], 0xfff0000c, 0xfffa000c,
|
|
|
|
|
0xfff70004, 0xfff0000f, %[ff_pw_4])
|
|
|
|
|
|
|
|
|
|
TRANSPOSE_4H(%[ftmp15], %[ftmp16], %[ftmp17], %[ftmp18],
|
2018-09-06 10:10:53 +02:00
|
|
|
%[ftmp1], %[ftmp2], %[ftmp3], %[ftmp4])
|
2018-09-03 05:31:46 +02:00
|
|
|
|
|
|
|
|
TRANSPOSE_4H(%[ftmp19], %[ftmp20], %[ftmp21], %[ftmp22],
|
2018-09-06 10:10:53 +02:00
|
|
|
%[ftmp1], %[ftmp2], %[ftmp3], %[ftmp4])
|
2018-09-03 05:31:46 +02:00
|
|
|
|
2018-09-17 11:20:28 +02:00
|
|
|
MMI_SDC1(%[ftmp15], %[temp], 0x00)
|
|
|
|
|
MMI_SDC1(%[ftmp19], %[temp], 0x08)
|
|
|
|
|
MMI_SDC1(%[ftmp16], %[temp], 0x10)
|
|
|
|
|
MMI_SDC1(%[ftmp20], %[temp], 0x18)
|
|
|
|
|
MMI_SDC1(%[ftmp17], %[temp], 0x20)
|
|
|
|
|
MMI_SDC1(%[ftmp21], %[temp], 0x28)
|
|
|
|
|
MMI_SDC1(%[ftmp18], %[temp], 0x30)
|
|
|
|
|
MMI_SDC1(%[ftmp22], %[temp], 0x38)
|
2018-09-03 05:31:46 +02:00
|
|
|
|
|
|
|
|
// 2nd part
|
2018-09-17 11:20:28 +02:00
|
|
|
MMI_LDC1(%[ftmp1], %[block], 0x08)
|
|
|
|
|
MMI_LDC1(%[ftmp11], %[block], 0x18)
|
|
|
|
|
MMI_LDC1(%[ftmp2], %[block], 0x28)
|
|
|
|
|
MMI_LDC1(%[ftmp12], %[block], 0x38)
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[block], 0x48)
|
|
|
|
|
MMI_LDC1(%[ftmp13], %[block], 0x58)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[block], 0x68)
|
|
|
|
|
MMI_LDC1(%[ftmp14], %[block], 0x78)
|
2018-09-03 05:31:46 +02:00
|
|
|
"punpcklhw %[ftmp5], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp6], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp7], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp8], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklhw %[ftmp9], %[ftmp11], %[ftmp12] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp10], %[ftmp11], %[ftmp12] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp11], %[ftmp13], %[ftmp14] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp12], %[ftmp13], %[ftmp14] \n\t"
|
2018-09-03 05:31:46 +02:00
|
|
|
|
|
|
|
|
/* ftmp15:dst03,dst02,dst01,dst00 ftmp22:dst73,dst72,dst71,dst70 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE1(%[ftmp15], %[ftmp22], 0x0010000c, 0x0006000c,
|
|
|
|
|
0x000f0010, 0x00040009, %[ff_pw_4])
|
|
|
|
|
|
|
|
|
|
/* ftmp16:dst13,dst12,dst11,dst10 ftmp21:dst63,dst62,dst61,dst60 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE1(%[ftmp16], %[ftmp21], 0x0006000c, 0xfff0fff4,
|
|
|
|
|
0xfffc000f, 0xfff7fff0, %[ff_pw_4])
|
|
|
|
|
|
|
|
|
|
/* ftmp17:dst23,dst22,dst21,dst20 ftmp20:dst53,dst52,dst51,dst50 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE1(%[ftmp17], %[ftmp20], 0xfffa000c, 0x0010fff4,
|
|
|
|
|
0xfff00009, 0x000f0004, %[ff_pw_4])
|
|
|
|
|
|
|
|
|
|
/* ftmp18:dst33,dst32,dst31,dst30 ftmp19:dst43,dst42,dst41,dst40 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE1(%[ftmp18], %[ftmp19], 0xfff0000c, 0xfffa000c,
|
|
|
|
|
0xfff70004, 0xfff0000f, %[ff_pw_4])
|
|
|
|
|
|
|
|
|
|
TRANSPOSE_4H(%[ftmp15], %[ftmp16], %[ftmp17], %[ftmp18],
|
2018-09-06 10:10:53 +02:00
|
|
|
%[ftmp1], %[ftmp2], %[ftmp3], %[ftmp4])
|
2018-09-03 05:31:46 +02:00
|
|
|
|
|
|
|
|
TRANSPOSE_4H(%[ftmp19], %[ftmp20], %[ftmp21], %[ftmp22],
|
2018-09-06 10:10:53 +02:00
|
|
|
%[ftmp1], %[ftmp2], %[ftmp3], %[ftmp4])
|
2018-09-03 05:31:46 +02:00
|
|
|
|
2018-09-17 11:20:28 +02:00
|
|
|
MMI_SDC1(%[ftmp19], %[temp], 0x48)
|
|
|
|
|
MMI_SDC1(%[ftmp20], %[temp], 0x58)
|
|
|
|
|
MMI_SDC1(%[ftmp21], %[temp], 0x68)
|
|
|
|
|
MMI_SDC1(%[ftmp22], %[temp], 0x78)
|
|
|
|
|
/* 1st loop: end */
|
2016-10-10 10:11:37 +02:00
|
|
|
|
2018-09-17 11:20:28 +02:00
|
|
|
/* 2nd loop: start */
|
2016-10-10 10:11:37 +02:00
|
|
|
"li %[tmp0], 0x07 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp0] \n\t"
|
|
|
|
|
|
2018-09-03 05:31:46 +02:00
|
|
|
// 1st part
|
2018-09-17 11:20:28 +02:00
|
|
|
MMI_LDC1(%[ftmp1], %[temp], 0x00)
|
|
|
|
|
MMI_LDC1(%[ftmp11], %[temp], 0x10)
|
|
|
|
|
MMI_LDC1(%[ftmp2], %[temp], 0x20)
|
|
|
|
|
MMI_LDC1(%[ftmp12], %[temp], 0x30)
|
2018-09-03 05:31:46 +02:00
|
|
|
"punpcklhw %[ftmp5], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp6], %[ftmp1], %[ftmp2] \n\t"
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklhw %[ftmp7], %[ftmp15], %[ftmp17] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp8], %[ftmp15], %[ftmp17] \n\t"
|
2018-09-03 05:31:46 +02:00
|
|
|
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklhw %[ftmp9], %[ftmp11], %[ftmp12] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp10], %[ftmp11], %[ftmp12] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp11], %[ftmp16], %[ftmp18] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp12], %[ftmp16], %[ftmp18] \n\t"
|
2018-09-03 05:31:46 +02:00
|
|
|
|
|
|
|
|
/* ftmp15:dst03,dst02,dst01,dst00 ftmp22:dst73,dst72,dst71,dst70 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE2(%[ftmp15], %[ftmp22], 0x0010000c, 0x0006000c,
|
|
|
|
|
0x000f0010, 0x00040009, %[ff_pw_64], %[ff_pw_1])
|
|
|
|
|
|
|
|
|
|
/* ftmp16:dst13,dst12,dst11,dst10 ftmp21:dst63,dst62,dst61,dst60 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE2(%[ftmp16], %[ftmp21], 0x0006000c, 0xfff0fff4,
|
|
|
|
|
0xfffc000f, 0xfff7fff0, %[ff_pw_64], %[ff_pw_1])
|
|
|
|
|
|
|
|
|
|
/* ftmp17:dst23,dst22,dst21,dst20 ftmp20:dst53,dst52,dst51,dst50 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE2(%[ftmp17], %[ftmp20], 0xfffa000c, 0x0010fff4,
|
|
|
|
|
0xfff00009, 0x000f0004, %[ff_pw_64], %[ff_pw_1])
|
|
|
|
|
|
|
|
|
|
/* ftmp18:dst33,dst32,dst31,dst30 ftmp19:dst43,dst42,dst41,dst40 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE2(%[ftmp18], %[ftmp19], 0xfff0000c, 0xfffa000c,
|
|
|
|
|
0xfff70004, 0xfff0000f, %[ff_pw_64], %[ff_pw_1])
|
|
|
|
|
|
2018-09-17 11:20:28 +02:00
|
|
|
MMI_SDC1(%[ftmp15], %[block], 0x00)
|
|
|
|
|
MMI_SDC1(%[ftmp16], %[block], 0x10)
|
|
|
|
|
MMI_SDC1(%[ftmp17], %[block], 0x20)
|
|
|
|
|
MMI_SDC1(%[ftmp18], %[block], 0x30)
|
|
|
|
|
MMI_SDC1(%[ftmp19], %[block], 0x40)
|
|
|
|
|
MMI_SDC1(%[ftmp20], %[block], 0x50)
|
|
|
|
|
MMI_SDC1(%[ftmp21], %[block], 0x60)
|
|
|
|
|
MMI_SDC1(%[ftmp22], %[block], 0x70)
|
2018-09-03 05:31:46 +02:00
|
|
|
|
|
|
|
|
// 2nd part
|
2018-09-17 11:20:28 +02:00
|
|
|
MMI_LDC1(%[ftmp1], %[temp], 0x08)
|
|
|
|
|
MMI_LDC1(%[ftmp11], %[temp], 0x18)
|
|
|
|
|
MMI_LDC1(%[ftmp2], %[temp], 0x28)
|
|
|
|
|
MMI_LDC1(%[ftmp12], %[temp], 0x38)
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[temp], 0x48)
|
|
|
|
|
MMI_LDC1(%[ftmp13], %[temp], 0x58)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[temp], 0x68)
|
|
|
|
|
MMI_LDC1(%[ftmp14], %[temp], 0x78)
|
2018-09-03 05:31:46 +02:00
|
|
|
"punpcklhw %[ftmp5], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp6], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp7], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp8], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
|
2018-09-17 11:20:28 +02:00
|
|
|
"punpcklhw %[ftmp9], %[ftmp11], %[ftmp12] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp10], %[ftmp11], %[ftmp12] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp11], %[ftmp13], %[ftmp14] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp12], %[ftmp13], %[ftmp14] \n\t"
|
2018-09-03 05:31:46 +02:00
|
|
|
|
|
|
|
|
/* ftmp15:dst03,dst02,dst01,dst00 ftmp22:dst73,dst72,dst71,dst70 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE2(%[ftmp15], %[ftmp22], 0x0010000c, 0x0006000c,
|
|
|
|
|
0x000f0010, 0x00040009, %[ff_pw_64], %[ff_pw_1])
|
|
|
|
|
|
|
|
|
|
/* ftmp16:dst13,dst12,dst11,dst10 ftmp21:dst63,dst62,dst61,dst60 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE2(%[ftmp16], %[ftmp21], 0x0006000c, 0xfff0fff4,
|
|
|
|
|
0xfffc000f, 0xfff7fff0, %[ff_pw_64], %[ff_pw_1])
|
|
|
|
|
|
|
|
|
|
/* ftmp17:dst23,dst22,dst21,dst20 ftmp20:dst53,dst52,dst51,dst50 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE2(%[ftmp17], %[ftmp20], 0xfffa000c, 0x0010fff4,
|
|
|
|
|
0xfff00009, 0x000f0004, %[ff_pw_64], %[ff_pw_1])
|
|
|
|
|
|
|
|
|
|
/* ftmp18:dst33,dst32,dst31,dst30 ftmp19:dst43,dst42,dst41,dst40 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE2(%[ftmp18], %[ftmp19], 0xfff0000c, 0xfffa000c,
|
|
|
|
|
0xfff70004, 0xfff0000f, %[ff_pw_64], %[ff_pw_1])
|
|
|
|
|
|
2018-09-17 11:20:28 +02:00
|
|
|
MMI_SDC1(%[ftmp15], %[block], 0x08)
|
|
|
|
|
MMI_SDC1(%[ftmp16], %[block], 0x18)
|
|
|
|
|
MMI_SDC1(%[ftmp17], %[block], 0x28)
|
|
|
|
|
MMI_SDC1(%[ftmp18], %[block], 0x38)
|
|
|
|
|
MMI_SDC1(%[ftmp19], %[block], 0x48)
|
|
|
|
|
MMI_SDC1(%[ftmp20], %[block], 0x58)
|
|
|
|
|
MMI_SDC1(%[ftmp21], %[block], 0x68)
|
|
|
|
|
MMI_SDC1(%[ftmp22], %[block], 0x78)
|
|
|
|
|
/* 2nd loop: end */
|
2016-10-10 10:11:37 +02:00
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[ftmp6]"=&f"(ftmp[6]), [ftmp7]"=&f"(ftmp[7]),
|
|
|
|
|
[ftmp8]"=&f"(ftmp[8]), [ftmp9]"=&f"(ftmp[9]),
|
|
|
|
|
[ftmp10]"=&f"(ftmp[10]), [ftmp11]"=&f"(ftmp[11]),
|
|
|
|
|
[ftmp12]"=&f"(ftmp[12]), [ftmp13]"=&f"(ftmp[13]),
|
|
|
|
|
[ftmp14]"=&f"(ftmp[14]), [ftmp15]"=&f"(ftmp[15]),
|
2018-09-03 05:31:46 +02:00
|
|
|
[ftmp16]"=&f"(ftmp[16]), [ftmp17]"=&f"(ftmp[17]),
|
|
|
|
|
[ftmp18]"=&f"(ftmp[18]), [ftmp19]"=&f"(ftmp[19]),
|
|
|
|
|
[ftmp20]"=&f"(ftmp[20]), [ftmp21]"=&f"(ftmp[21]),
|
2018-09-17 11:20:28 +02:00
|
|
|
[ftmp22]"=&f"(ftmp[22]),
|
2018-09-03 05:31:46 +02:00
|
|
|
[tmp0]"=&r"(tmp[0])
|
2021-06-01 08:22:09 +02:00
|
|
|
: [ff_pw_1]"f"(ff_pw_32_1.f), [ff_pw_64]"f"(ff_pw_32_64.f),
|
|
|
|
|
[ff_pw_4]"f"(ff_pw_32_4.f), [block]"r"(block),
|
2018-09-17 11:20:28 +02:00
|
|
|
[temp]"r"(temp)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* Do inverse transform on 8x4 part of block */
|
2017-03-21 19:29:52 +02:00
|
|
|
void ff_vc1_inv_trans_8x4_dc_mmi(uint8_t *dest, ptrdiff_t linesize, int16_t *block)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
int dc = block[0];
|
|
|
|
|
double ftmp[9];
|
2021-06-01 08:22:09 +02:00
|
|
|
union mmi_intfloat64 dc_u;
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
dc = ( 3 * dc + 1) >> 1;
|
|
|
|
|
dc = (17 * dc + 64) >> 7;
|
2021-06-01 08:22:09 +02:00
|
|
|
dc_u.i = dc;
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
__asm__ volatile(
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor %[ftmp0], %[ftmp0], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
"pshufh %[dc], %[dc], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_LDC1(%[ftmp1], %[dest0], 0x00)
|
|
|
|
|
MMI_LDC1(%[ftmp2], %[dest1], 0x00)
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[dest2], 0x00)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[dest3], 0x00)
|
|
|
|
|
|
|
|
|
|
"punpckhbh %[ftmp5], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"punpckhbh %[ftmp6], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"punpckhbh %[ftmp7], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"punpckhbh %[ftmp8], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
"paddsh %[ftmp1], %[ftmp1], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp2], %[ftmp2], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp3], %[ftmp3], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp4], %[ftmp4], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp5], %[ftmp5], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp6], %[ftmp6], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp7], %[ftmp7], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp8], %[ftmp8], %[dc] \n\t"
|
|
|
|
|
|
|
|
|
|
"packushb %[ftmp1], %[ftmp1], %[ftmp5] \n\t"
|
|
|
|
|
"packushb %[ftmp2], %[ftmp2], %[ftmp6] \n\t"
|
|
|
|
|
"packushb %[ftmp3], %[ftmp3], %[ftmp7] \n\t"
|
|
|
|
|
"packushb %[ftmp4], %[ftmp4], %[ftmp8] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_SDC1(%[ftmp1], %[dest0], 0x00)
|
|
|
|
|
MMI_SDC1(%[ftmp2], %[dest1], 0x00)
|
|
|
|
|
MMI_SDC1(%[ftmp3], %[dest2], 0x00)
|
|
|
|
|
MMI_SDC1(%[ftmp4], %[dest3], 0x00)
|
|
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[ftmp6]"=&f"(ftmp[6]), [ftmp7]"=&f"(ftmp[7]),
|
|
|
|
|
[ftmp8]"=&f"(ftmp[8])
|
|
|
|
|
: [dest0]"r"(dest+0*linesize), [dest1]"r"(dest+1*linesize),
|
|
|
|
|
[dest2]"r"(dest+2*linesize), [dest3]"r"(dest+3*linesize),
|
2021-06-01 08:22:09 +02:00
|
|
|
[dc]"f"(dc_u.f)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#if _MIPS_SIM != _ABIO32
|
2017-03-21 19:29:52 +02:00
|
|
|
void ff_vc1_inv_trans_8x4_mmi(uint8_t *dest, ptrdiff_t linesize, int16_t *block)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
int16_t *src = block;
|
|
|
|
|
int16_t *dst = block;
|
|
|
|
|
double ftmp[16];
|
|
|
|
|
uint32_t tmp[1];
|
2018-09-03 05:31:46 +02:00
|
|
|
int16_t count = 4;
|
|
|
|
|
int16_t coeff[64] = {12, 16, 16, 15, 12, 9, 6, 4,
|
|
|
|
|
12, 15, 6, -4, -12, -16, -16, -9,
|
|
|
|
|
12, 9, -6, -16, -12, 4, 16, 15,
|
|
|
|
|
12, 4, -16, -9, 12, 15, -6, -16,
|
|
|
|
|
12, -4, -16, 9, 12, -15, -6, 16,
|
|
|
|
|
12, -9, -6, 16, -12, -4, 16, -15,
|
|
|
|
|
12, -15, 6, 4, -12, 16, -16, 9,
|
|
|
|
|
12, -16, 16, -15, 12, -9, 6, -4};
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
// 1st loop
|
|
|
|
|
__asm__ volatile (
|
|
|
|
|
"li %[tmp0], 0x03 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp0] \n\t"
|
|
|
|
|
|
2018-09-03 05:31:46 +02:00
|
|
|
"1: \n\t"
|
|
|
|
|
MMI_LDC1(%[ftmp1], %[src], 0x00)
|
|
|
|
|
MMI_LDC1(%[ftmp2], %[src], 0x08)
|
2016-10-10 10:11:37 +02:00
|
|
|
|
2018-09-03 05:31:46 +02:00
|
|
|
/* ftmp11: dst1,dst0 */
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[coeff], 0x00)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[coeff], 0x08)
|
|
|
|
|
MMI_LDC1(%[ftmp5], %[coeff], 0x10)
|
|
|
|
|
MMI_LDC1(%[ftmp6], %[coeff], 0x18)
|
|
|
|
|
"pmaddhw %[ftmp7], %[ftmp1], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp8], %[ftmp2], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp7], %[ftmp1], %[ftmp5] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp8], %[ftmp2], %[ftmp6] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"punpcklwd %[ftmp7], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhwd %[ftmp8], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"paddw %[ftmp11], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"paddw %[ftmp11], %[ftmp11], %[ff_pw_4] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp12: dst3,dst2 */
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[coeff], 0x20)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[coeff], 0x28)
|
|
|
|
|
MMI_LDC1(%[ftmp5], %[coeff], 0x30)
|
|
|
|
|
MMI_LDC1(%[ftmp6], %[coeff], 0x38)
|
|
|
|
|
"pmaddhw %[ftmp7], %[ftmp1], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp8], %[ftmp2], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp7], %[ftmp1], %[ftmp5] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp8], %[ftmp2], %[ftmp6] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"punpcklwd %[ftmp7], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhwd %[ftmp8], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"paddw %[ftmp12], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"paddw %[ftmp12], %[ftmp12], %[ff_pw_4] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp13: dst5,dst4 */
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[coeff], 0x40)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[coeff], 0x48)
|
|
|
|
|
MMI_LDC1(%[ftmp5], %[coeff], 0x50)
|
|
|
|
|
MMI_LDC1(%[ftmp6], %[coeff], 0x58)
|
|
|
|
|
"pmaddhw %[ftmp7], %[ftmp1], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp8], %[ftmp2], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp7], %[ftmp1], %[ftmp5] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp8], %[ftmp2], %[ftmp6] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"punpcklwd %[ftmp7], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhwd %[ftmp8], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"paddw %[ftmp13], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"paddw %[ftmp13], %[ftmp13], %[ff_pw_4] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp14: dst7,dst6 */
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[coeff], 0x60)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[coeff], 0x68)
|
|
|
|
|
MMI_LDC1(%[ftmp5], %[coeff], 0x70)
|
|
|
|
|
MMI_LDC1(%[ftmp6], %[coeff], 0x78)
|
|
|
|
|
"pmaddhw %[ftmp7], %[ftmp1], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp8], %[ftmp2], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp7], %[ftmp1], %[ftmp5] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp8], %[ftmp2], %[ftmp6] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"punpcklwd %[ftmp7], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhwd %[ftmp8], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"paddw %[ftmp14], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"paddw %[ftmp14], %[ftmp14], %[ff_pw_4] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp9: dst3,dst2,dst1,dst0 ftmp10: dst7,dst6,dst5,dst4 */
|
|
|
|
|
"psraw %[ftmp11], %[ftmp11], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp12], %[ftmp12], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp13], %[ftmp13], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp14], %[ftmp14], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp7], %[ftmp11], %[ftmp12] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp8], %[ftmp11], %[ftmp12] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp9], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp7], %[ftmp13], %[ftmp14] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp8], %[ftmp13], %[ftmp14] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp10], %[ftmp7], %[ftmp8] \n\t"
|
|
|
|
|
MMI_SDC1(%[ftmp9], %[dst], 0x00)
|
|
|
|
|
MMI_SDC1(%[ftmp10], %[dst], 0x08)
|
|
|
|
|
|
|
|
|
|
PTR_ADDIU "%[src], %[src], 0x10 \n\t"
|
|
|
|
|
PTR_ADDIU "%[dst], %[dst], 0x10 \n\t"
|
|
|
|
|
"addiu %[count], %[count], -0x01 \n\t"
|
|
|
|
|
"bnez %[count], 1b \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[ftmp6]"=&f"(ftmp[6]), [ftmp7]"=&f"(ftmp[7]),
|
|
|
|
|
[ftmp8]"=&f"(ftmp[8]), [ftmp9]"=&f"(ftmp[9]),
|
|
|
|
|
[ftmp10]"=&f"(ftmp[10]), [ftmp11]"=&f"(ftmp[11]),
|
|
|
|
|
[ftmp12]"=&f"(ftmp[12]), [ftmp13]"=&f"(ftmp[13]),
|
2018-09-03 05:31:46 +02:00
|
|
|
[ftmp14]"=&f"(ftmp[14]), [tmp0]"=&r"(tmp[0]),
|
|
|
|
|
[src]"+&r"(src), [dst]"+&r"(dst), [count]"+&r"(count)
|
2021-06-01 08:22:09 +02:00
|
|
|
: [ff_pw_4]"f"(ff_pw_32_4.f), [coeff]"r"(coeff)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
|
|
|
|
|
src = block;
|
|
|
|
|
|
|
|
|
|
// 2nd loop
|
|
|
|
|
__asm__ volatile (
|
2018-09-03 05:31:46 +02:00
|
|
|
"li %[tmp0], 0x44 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp15] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
|
2018-09-03 05:31:46 +02:00
|
|
|
// 1st part
|
|
|
|
|
"li %[tmp0], 0x07 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
MMI_LDC1(%[ftmp1], %[src], 0x00)
|
2018-09-03 05:31:46 +02:00
|
|
|
MMI_LDC1(%[ftmp2], %[src], 0x10)
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[src], 0x20)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[src], 0x30)
|
|
|
|
|
"punpcklhw %[ftmp5], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp6], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp7], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp8], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp11: dst03,dst02,dst01,dst00 */
|
|
|
|
|
"li %[tmp0], 0x00160011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp3] \n\t"
|
|
|
|
|
"pshufh %[ftmp3], %[ftmp3], %[ftmp15] \n\t"
|
|
|
|
|
"li %[tmp0], 0x000a0011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp4] \n\t"
|
|
|
|
|
"pshufh %[ftmp4], %[ftmp4], %[ftmp15] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp6], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp8], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_64] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp10], %[ff_pw_64] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp10], %[ftmp10], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp1], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp2], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp11], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp12: dst13,dst12,dst11,dst10 */
|
|
|
|
|
"li %[tmp0], 0x000a0011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp3] \n\t"
|
|
|
|
|
"pshufh %[ftmp3], %[ftmp3], %[ftmp15] \n\t"
|
|
|
|
|
"li %[tmp0], 0xffeaffef \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp4] \n\t"
|
|
|
|
|
"pshufh %[ftmp4], %[ftmp4], %[ftmp15] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp6], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp8], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_64] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp10], %[ff_pw_64] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp10], %[ftmp10], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp1], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp2], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp12], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp13: dst23,dst22,dst21,dst20 */
|
|
|
|
|
"li %[tmp0], 0xfff60011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp3] \n\t"
|
|
|
|
|
"pshufh %[ftmp3], %[ftmp3], %[ftmp15] \n\t"
|
|
|
|
|
"li %[tmp0], 0x0016ffef \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp4] \n\t"
|
|
|
|
|
"pshufh %[ftmp4], %[ftmp4], %[ftmp15] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp6], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp8], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_64] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp10], %[ff_pw_64] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp10], %[ftmp10], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp1], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp2], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp13], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp14: dst33,dst32,dst31,dst30 */
|
|
|
|
|
"li %[tmp0], 0xffea0011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp3] \n\t"
|
|
|
|
|
"pshufh %[ftmp3], %[ftmp3], %[ftmp15] \n\t"
|
|
|
|
|
"li %[tmp0], 0xfff60011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp4] \n\t"
|
|
|
|
|
"pshufh %[ftmp4], %[ftmp4], %[ftmp15] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp6], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp8], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_64] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp10], %[ff_pw_64] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp10], %[ftmp10], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp1], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp2], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp14], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_LWC1(%[ftmp1], %[dest], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[dest], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp2], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp3], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp4], %[tmp0], 0x00)
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor %[ftmp0], %[ftmp0], %[ftmp0] \n\t"
|
2018-09-03 05:31:46 +02:00
|
|
|
"punpcklbh %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
"paddh %[ftmp1], %[ftmp1], %[ftmp11] \n\t"
|
|
|
|
|
"paddh %[ftmp2], %[ftmp2], %[ftmp12] \n\t"
|
|
|
|
|
"paddh %[ftmp3], %[ftmp3], %[ftmp13] \n\t"
|
|
|
|
|
"paddh %[ftmp4], %[ftmp4], %[ftmp14] \n\t"
|
|
|
|
|
"packushb %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
MMI_SWC1(%[ftmp1], %[dest], 0x00)
|
2018-09-03 05:31:46 +02:00
|
|
|
PTR_ADDU "%[tmp0], %[dest], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp2], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp3], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp4], %[tmp0], 0x00)
|
|
|
|
|
|
|
|
|
|
// 2nd part
|
|
|
|
|
"li %[tmp0], 0x07 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
MMI_LDC1(%[ftmp1], %[src], 0x08)
|
2018-09-03 05:31:46 +02:00
|
|
|
MMI_LDC1(%[ftmp2], %[src], 0x18)
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[src], 0x28)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[src], 0x38)
|
|
|
|
|
"punpcklhw %[ftmp5], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp6], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp7], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp8], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp11: dst03,dst02,dst01,dst00 */
|
|
|
|
|
"li %[tmp0], 0x00160011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp3] \n\t"
|
|
|
|
|
"pshufh %[ftmp3], %[ftmp3], %[ftmp15] \n\t"
|
|
|
|
|
"li %[tmp0], 0x000a0011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp4] \n\t"
|
|
|
|
|
"pshufh %[ftmp4], %[ftmp4], %[ftmp15] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp6], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp8], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_64] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp10], %[ff_pw_64] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp10], %[ftmp10], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp1], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp2], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp11], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp12: dst13,dst12,dst11,dst10 */
|
|
|
|
|
"li %[tmp0], 0x000a0011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp3] \n\t"
|
|
|
|
|
"pshufh %[ftmp3], %[ftmp3], %[ftmp15] \n\t"
|
|
|
|
|
"li %[tmp0], 0xffeaffef \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp4] \n\t"
|
|
|
|
|
"pshufh %[ftmp4], %[ftmp4], %[ftmp15] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp6], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp8], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_64] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp10], %[ff_pw_64] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp10], %[ftmp10], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp1], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp2], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp12], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp13: dst23,dst22,dst21,dst20 */
|
|
|
|
|
"li %[tmp0], 0xfff60011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp3] \n\t"
|
|
|
|
|
"pshufh %[ftmp3], %[ftmp3], %[ftmp15] \n\t"
|
|
|
|
|
"li %[tmp0], 0x0016ffef \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp4] \n\t"
|
|
|
|
|
"pshufh %[ftmp4], %[ftmp4], %[ftmp15] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp6], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp8], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_64] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp10], %[ff_pw_64] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp10], %[ftmp10], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp1], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp2], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp13], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp14: dst33,dst32,dst31,dst30 */
|
|
|
|
|
"li %[tmp0], 0xffea0011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp3] \n\t"
|
|
|
|
|
"pshufh %[ftmp3], %[ftmp3], %[ftmp15] \n\t"
|
|
|
|
|
"li %[tmp0], 0xfff60011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp4] \n\t"
|
|
|
|
|
"pshufh %[ftmp4], %[ftmp4], %[ftmp15] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp6], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp8], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_64] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp10], %[ff_pw_64] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp10], %[ftmp10], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp1], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp2], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp14], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_LWC1(%[ftmp1], %[dest], 0x04)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[dest], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp2], %[tmp0], 0x04)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp3], %[tmp0], 0x04)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp4], %[tmp0], 0x04)
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor %[ftmp0], %[ftmp0], %[ftmp0] \n\t"
|
2018-09-03 05:31:46 +02:00
|
|
|
"punpcklbh %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
"paddh %[ftmp1], %[ftmp1], %[ftmp11] \n\t"
|
|
|
|
|
"paddh %[ftmp2], %[ftmp2], %[ftmp12] \n\t"
|
|
|
|
|
"paddh %[ftmp3], %[ftmp3], %[ftmp13] \n\t"
|
|
|
|
|
"paddh %[ftmp4], %[ftmp4], %[ftmp14] \n\t"
|
|
|
|
|
"packushb %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
MMI_SWC1(%[ftmp1], %[dest], 0x04)
|
2018-09-03 05:31:46 +02:00
|
|
|
PTR_ADDU "%[tmp0], %[dest], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp2], %[tmp0], 0x04)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp3], %[tmp0], 0x04)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp4], %[tmp0], 0x04)
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[ftmp6]"=&f"(ftmp[6]), [ftmp7]"=&f"(ftmp[7]),
|
|
|
|
|
[ftmp8]"=&f"(ftmp[8]), [ftmp9]"=&f"(ftmp[9]),
|
2018-09-03 05:31:46 +02:00
|
|
|
[ftmp10]"=&f"(ftmp[10]), [ftmp11]"=&f"(ftmp[11]),
|
|
|
|
|
[ftmp12]"=&f"(ftmp[12]), [ftmp13]"=&f"(ftmp[13]),
|
|
|
|
|
[ftmp14]"=&f"(ftmp[14]), [ftmp15]"=&f"(ftmp[15]),
|
|
|
|
|
[tmp0]"=&r"(tmp[0])
|
2021-06-01 08:22:09 +02:00
|
|
|
: [ff_pw_64]"f"(ff_pw_32_64.f),
|
2018-09-03 05:31:46 +02:00
|
|
|
[src]"r"(src), [dest]"r"(dest), [linesize]"r"(linesize)
|
|
|
|
|
:"memory"
|
2016-10-10 10:11:37 +02:00
|
|
|
);
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* Do inverse transform on 4x8 parts of block */
|
2017-03-21 19:29:52 +02:00
|
|
|
void ff_vc1_inv_trans_4x8_dc_mmi(uint8_t *dest, ptrdiff_t linesize, int16_t *block)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
int dc = block[0];
|
|
|
|
|
double ftmp[9];
|
2021-06-01 08:22:09 +02:00
|
|
|
union mmi_intfloat64 dc_u;
|
2016-10-10 10:11:37 +02:00
|
|
|
DECLARE_VAR_LOW32;
|
|
|
|
|
|
|
|
|
|
dc = (17 * dc + 4) >> 3;
|
|
|
|
|
dc = (12 * dc + 64) >> 7;
|
2021-06-01 08:22:09 +02:00
|
|
|
dc_u.i = dc;
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
__asm__ volatile(
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor %[ftmp0], %[ftmp0], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
"pshufh %[dc], %[dc], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_LWC1(%[ftmp1], %[dest0], 0x00)
|
|
|
|
|
MMI_LWC1(%[ftmp2], %[dest1], 0x00)
|
|
|
|
|
MMI_LWC1(%[ftmp3], %[dest2], 0x00)
|
|
|
|
|
MMI_LWC1(%[ftmp4], %[dest3], 0x00)
|
|
|
|
|
MMI_LWC1(%[ftmp5], %[dest4], 0x00)
|
|
|
|
|
MMI_LWC1(%[ftmp6], %[dest5], 0x00)
|
|
|
|
|
MMI_LWC1(%[ftmp7], %[dest6], 0x00)
|
|
|
|
|
MMI_LWC1(%[ftmp8], %[dest7], 0x00)
|
|
|
|
|
|
|
|
|
|
"punpcklbh %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp5], %[ftmp5], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp6], %[ftmp6], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp7], %[ftmp7], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp8], %[ftmp8], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
"paddsh %[ftmp1], %[ftmp1], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp2], %[ftmp2], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp3], %[ftmp3], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp4], %[ftmp4], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp5], %[ftmp5], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp6], %[ftmp6], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp7], %[ftmp7], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp8], %[ftmp8], %[dc] \n\t"
|
|
|
|
|
|
|
|
|
|
"packushb %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp5], %[ftmp5], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp6], %[ftmp6], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp7], %[ftmp7], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp8], %[ftmp8], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_SWC1(%[ftmp1], %[dest0], 0x00)
|
|
|
|
|
MMI_SWC1(%[ftmp2], %[dest1], 0x00)
|
|
|
|
|
MMI_SWC1(%[ftmp3], %[dest2], 0x00)
|
|
|
|
|
MMI_SWC1(%[ftmp4], %[dest3], 0x00)
|
|
|
|
|
MMI_SWC1(%[ftmp5], %[dest4], 0x00)
|
|
|
|
|
MMI_SWC1(%[ftmp6], %[dest5], 0x00)
|
|
|
|
|
MMI_SWC1(%[ftmp7], %[dest6], 0x00)
|
|
|
|
|
MMI_SWC1(%[ftmp8], %[dest7], 0x00)
|
|
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[ftmp6]"=&f"(ftmp[6]), [ftmp7]"=&f"(ftmp[7]),
|
|
|
|
|
RESTRICT_ASM_LOW32
|
|
|
|
|
[ftmp8]"=&f"(ftmp[8])
|
|
|
|
|
: [dest0]"r"(dest+0*linesize), [dest1]"r"(dest+1*linesize),
|
|
|
|
|
[dest2]"r"(dest+2*linesize), [dest3]"r"(dest+3*linesize),
|
|
|
|
|
[dest4]"r"(dest+4*linesize), [dest5]"r"(dest+5*linesize),
|
|
|
|
|
[dest6]"r"(dest+6*linesize), [dest7]"r"(dest+7*linesize),
|
2021-06-01 08:22:09 +02:00
|
|
|
[dc]"f"(dc_u.f)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#if _MIPS_SIM != _ABIO32
|
2017-03-21 19:29:52 +02:00
|
|
|
void ff_vc1_inv_trans_4x8_mmi(uint8_t *dest, ptrdiff_t linesize, int16_t *block)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
int16_t *src = block;
|
|
|
|
|
int16_t *dst = block;
|
2018-09-17 11:20:28 +02:00
|
|
|
double ftmp[23];
|
2021-06-01 08:22:09 +02:00
|
|
|
uint64_t count = 8, tmp[1];
|
2018-09-03 05:31:46 +02:00
|
|
|
int16_t coeff[16] = {17, 22, 17, 10,
|
|
|
|
|
17, 10,-17,-22,
|
|
|
|
|
17,-10,-17, 22,
|
|
|
|
|
17,-22, 17,-10};
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
// 1st loop
|
|
|
|
|
__asm__ volatile (
|
2018-09-03 05:31:46 +02:00
|
|
|
|
2016-10-10 10:11:37 +02:00
|
|
|
"li %[tmp0], 0x03 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp0] \n\t"
|
|
|
|
|
|
2018-09-03 05:31:46 +02:00
|
|
|
MMI_LDC1(%[ftmp2], %[coeff], 0x00)
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[coeff], 0x08)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[coeff], 0x10)
|
|
|
|
|
MMI_LDC1(%[ftmp5], %[coeff], 0x18)
|
2016-10-10 10:11:37 +02:00
|
|
|
"1: \n\t"
|
2018-09-03 05:31:46 +02:00
|
|
|
/* ftmp8: dst3,dst2,dst1,dst0 */
|
2016-10-10 10:11:37 +02:00
|
|
|
MMI_LDC1(%[ftmp1], %[src], 0x00)
|
2018-09-03 05:31:46 +02:00
|
|
|
"pmaddhw %[ftmp6], %[ftmp2], %[ftmp1] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp7], %[ftmp3], %[ftmp1] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp8], %[ftmp4], %[ftmp1] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp9], %[ftmp5], %[ftmp1] \n\t"
|
|
|
|
|
"punpcklwd %[ftmp10], %[ftmp6], %[ftmp7] \n\t"
|
|
|
|
|
"punpckhwd %[ftmp11], %[ftmp6], %[ftmp7] \n\t"
|
|
|
|
|
"punpcklwd %[ftmp6], %[ftmp8], %[ftmp9] \n\t"
|
|
|
|
|
"punpckhwd %[ftmp7], %[ftmp8], %[ftmp9] \n\t"
|
|
|
|
|
"paddw %[ftmp8], %[ftmp10], %[ftmp11] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp6], %[ftmp7] \n\t"
|
|
|
|
|
"paddw %[ftmp8], %[ftmp8], %[ff_pw_4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_4] \n\t"
|
|
|
|
|
"psraw %[ftmp8], %[ftmp8], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp6], %[ftmp8], %[ftmp9] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp7], %[ftmp8], %[ftmp9] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp8], %[ftmp6], %[ftmp7] \n\t"
|
|
|
|
|
MMI_SDC1(%[ftmp8], %[dst], 0x00)
|
|
|
|
|
|
|
|
|
|
PTR_ADDIU "%[src], %[src], 0x10 \n\t"
|
|
|
|
|
PTR_ADDIU "%[dst], %[dst], 0x10 \n\t"
|
|
|
|
|
"addiu %[count], %[count], -0x01 \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
"bnez %[count], 1b \n\t"
|
|
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[ftmp6]"=&f"(ftmp[6]), [ftmp7]"=&f"(ftmp[7]),
|
|
|
|
|
[ftmp8]"=&f"(ftmp[8]), [ftmp9]"=&f"(ftmp[9]),
|
|
|
|
|
[ftmp10]"=&f"(ftmp[10]), [ftmp11]"=&f"(ftmp[11]),
|
2018-09-03 05:31:46 +02:00
|
|
|
[tmp0]"=&r"(tmp[0]), [count]"+&r"(count),
|
2016-10-10 10:11:37 +02:00
|
|
|
[src]"+&r"(src), [dst]"+&r"(dst)
|
2021-06-01 08:22:09 +02:00
|
|
|
: [ff_pw_4]"f"(ff_pw_32_4.f), [coeff]"r"(coeff)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
|
|
|
|
|
src = block;
|
|
|
|
|
|
|
|
|
|
// 2nd loop
|
|
|
|
|
__asm__ volatile (
|
|
|
|
|
"li %[tmp0], 0x07 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_LDC1(%[ftmp1], %[src], 0x00)
|
2018-09-03 05:31:46 +02:00
|
|
|
MMI_LDC1(%[ftmp2], %[src], 0x20)
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[src], 0x40)
|
2016-10-10 10:11:37 +02:00
|
|
|
MMI_LDC1(%[ftmp4], %[src], 0x60)
|
2018-09-03 05:31:46 +02:00
|
|
|
"punpcklhw %[ftmp5], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp6], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp7], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp8], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_LDC1(%[ftmp1], %[src], 0x10)
|
|
|
|
|
MMI_LDC1(%[ftmp2], %[src], 0x30)
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[src], 0x50)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[src], 0x70)
|
|
|
|
|
"punpcklhw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp11], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp12], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp15:dst03,dst02,dst01,dst00 ftmp22:dst73,dst72,dst71,dst70 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE2(%[ftmp15], %[ftmp22], 0x0010000c, 0x0006000c,
|
|
|
|
|
0x000f0010, 0x00040009, %[ff_pw_64], %[ff_pw_1])
|
|
|
|
|
|
|
|
|
|
/* ftmp16:dst13,dst12,dst11,dst10 ftmp21:dst63,dst62,dst61,dst60 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE2(%[ftmp16], %[ftmp21], 0x0006000c, 0xfff0fff4,
|
|
|
|
|
0xfffc000f, 0xfff7fff0, %[ff_pw_64], %[ff_pw_1])
|
|
|
|
|
|
|
|
|
|
/* ftmp17:dst23,dst22,dst21,dst20 ftmp20:dst53,dst52,dst51,dst50 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE2(%[ftmp17], %[ftmp20], 0xfffa000c, 0x0010fff4,
|
|
|
|
|
0xfff00009, 0x000f0004, %[ff_pw_64], %[ff_pw_1])
|
|
|
|
|
|
|
|
|
|
/* ftmp18:dst33,dst32,dst31,dst30 ftmp19:dst43,dst42,dst41,dst40 */
|
|
|
|
|
VC1_INV_TRANCS_8_TYPE2(%[ftmp18], %[ftmp19], 0xfff0000c, 0xfffa000c,
|
|
|
|
|
0xfff70004, 0xfff0000f, %[ff_pw_64], %[ff_pw_1])
|
|
|
|
|
|
|
|
|
|
MMI_LWC1(%[ftmp1], %[dest], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[dest], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp2], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp3], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp4], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp5], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp6], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp7], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp8], %[tmp0], 0x00)
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor %[ftmp0], %[ftmp0], %[ftmp0] \n\t"
|
2018-09-03 05:31:46 +02:00
|
|
|
"punpcklbh %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp5], %[ftmp5], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp6], %[ftmp6], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp7], %[ftmp7], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp8], %[ftmp8], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
"paddh %[ftmp1], %[ftmp1], %[ftmp15] \n\t"
|
|
|
|
|
"paddh %[ftmp2], %[ftmp2], %[ftmp16] \n\t"
|
|
|
|
|
"paddh %[ftmp3], %[ftmp3], %[ftmp17] \n\t"
|
|
|
|
|
"paddh %[ftmp4], %[ftmp4], %[ftmp18] \n\t"
|
|
|
|
|
"paddh %[ftmp5], %[ftmp5], %[ftmp19] \n\t"
|
|
|
|
|
"paddh %[ftmp6], %[ftmp6], %[ftmp20] \n\t"
|
|
|
|
|
"paddh %[ftmp7], %[ftmp7], %[ftmp21] \n\t"
|
|
|
|
|
"paddh %[ftmp8], %[ftmp8], %[ftmp22] \n\t"
|
|
|
|
|
|
|
|
|
|
"packushb %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp5], %[ftmp5], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp6], %[ftmp6], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp7], %[ftmp7], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp8], %[ftmp8], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_SWC1(%[ftmp1], %[dest], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[dest], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp2], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp3], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp4], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp5], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp6], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp7], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp8], %[tmp0], 0x00)
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[ftmp6]"=&f"(ftmp[6]), [ftmp7]"=&f"(ftmp[7]),
|
|
|
|
|
[ftmp8]"=&f"(ftmp[8]), [ftmp9]"=&f"(ftmp[9]),
|
|
|
|
|
[ftmp10]"=&f"(ftmp[10]), [ftmp11]"=&f"(ftmp[11]),
|
2018-09-03 05:31:46 +02:00
|
|
|
[ftmp12]"=&f"(ftmp[12]), [ftmp13]"=&f"(ftmp[13]),
|
|
|
|
|
[ftmp14]"=&f"(ftmp[14]), [ftmp15]"=&f"(ftmp[15]),
|
|
|
|
|
[ftmp16]"=&f"(ftmp[16]), [ftmp17]"=&f"(ftmp[17]),
|
|
|
|
|
[ftmp18]"=&f"(ftmp[18]), [ftmp19]"=&f"(ftmp[19]),
|
|
|
|
|
[ftmp20]"=&f"(ftmp[20]), [ftmp21]"=&f"(ftmp[21]),
|
2018-09-17 11:20:28 +02:00
|
|
|
[ftmp22]"=&f"(ftmp[22]),
|
2018-09-03 05:31:46 +02:00
|
|
|
[tmp0]"=&r"(tmp[0])
|
2021-06-01 08:22:09 +02:00
|
|
|
: [ff_pw_1]"f"(ff_pw_32_1.f), [ff_pw_64]"f"(ff_pw_32_64.f),
|
2018-09-03 05:31:46 +02:00
|
|
|
[src]"r"(src), [dest]"r"(dest), [linesize]"r"(linesize)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* Do inverse transform on 4x4 part of block */
|
2017-03-21 19:29:52 +02:00
|
|
|
void ff_vc1_inv_trans_4x4_dc_mmi(uint8_t *dest, ptrdiff_t linesize, int16_t *block)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
int dc = block[0];
|
|
|
|
|
double ftmp[5];
|
2021-06-01 08:22:09 +02:00
|
|
|
union mmi_intfloat64 dc_u;
|
2016-10-10 10:11:37 +02:00
|
|
|
DECLARE_VAR_LOW32;
|
|
|
|
|
|
|
|
|
|
dc = (17 * dc + 4) >> 3;
|
|
|
|
|
dc = (17 * dc + 64) >> 7;
|
2021-06-01 08:22:09 +02:00
|
|
|
dc_u.i = dc;
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
__asm__ volatile(
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor %[ftmp0], %[ftmp0], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
"pshufh %[dc], %[dc], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_LWC1(%[ftmp1], %[dest0], 0x00)
|
|
|
|
|
MMI_LWC1(%[ftmp2], %[dest1], 0x00)
|
|
|
|
|
MMI_LWC1(%[ftmp3], %[dest2], 0x00)
|
|
|
|
|
MMI_LWC1(%[ftmp4], %[dest3], 0x00)
|
|
|
|
|
|
|
|
|
|
"punpcklbh %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
"paddsh %[ftmp1], %[ftmp1], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp2], %[ftmp2], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp3], %[ftmp3], %[dc] \n\t"
|
|
|
|
|
"paddsh %[ftmp4], %[ftmp4], %[dc] \n\t"
|
|
|
|
|
|
|
|
|
|
"packushb %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_SWC1(%[ftmp1], %[dest0], 0x00)
|
|
|
|
|
MMI_SWC1(%[ftmp2], %[dest1], 0x00)
|
|
|
|
|
MMI_SWC1(%[ftmp3], %[dest2], 0x00)
|
|
|
|
|
MMI_SWC1(%[ftmp4], %[dest3], 0x00)
|
|
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
RESTRICT_ASM_LOW32
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4])
|
|
|
|
|
: [dest0]"r"(dest+0*linesize), [dest1]"r"(dest+1*linesize),
|
|
|
|
|
[dest2]"r"(dest+2*linesize), [dest3]"r"(dest+3*linesize),
|
2021-06-01 08:22:09 +02:00
|
|
|
[dc]"f"(dc_u.f)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
}
|
|
|
|
|
|
2017-03-21 19:29:52 +02:00
|
|
|
void ff_vc1_inv_trans_4x4_mmi(uint8_t *dest, ptrdiff_t linesize, int16_t *block)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
int16_t *src = block;
|
|
|
|
|
int16_t *dst = block;
|
2018-09-03 05:31:46 +02:00
|
|
|
double ftmp[16];
|
|
|
|
|
uint32_t count = 4, tmp[1];
|
|
|
|
|
int16_t coeff[16] = {17, 22, 17, 10,
|
|
|
|
|
17, 10,-17,-22,
|
|
|
|
|
17,-10,-17, 22,
|
|
|
|
|
17,-22, 17,-10};
|
2016-10-10 10:11:37 +02:00
|
|
|
// 1st loop
|
|
|
|
|
__asm__ volatile (
|
2018-09-03 05:31:46 +02:00
|
|
|
|
2016-10-10 10:11:37 +02:00
|
|
|
"li %[tmp0], 0x03 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp0] \n\t"
|
2018-09-03 05:31:46 +02:00
|
|
|
MMI_LDC1(%[ftmp2], %[coeff], 0x00)
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[coeff], 0x08)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[coeff], 0x10)
|
|
|
|
|
MMI_LDC1(%[ftmp5], %[coeff], 0x18)
|
|
|
|
|
"1: \n\t"
|
|
|
|
|
/* ftmp8: dst3,dst2,dst1,dst0 */
|
2016-10-10 10:11:37 +02:00
|
|
|
MMI_LDC1(%[ftmp1], %[src], 0x00)
|
2018-09-03 05:31:46 +02:00
|
|
|
"pmaddhw %[ftmp6], %[ftmp2], %[ftmp1] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp7], %[ftmp3], %[ftmp1] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp8], %[ftmp4], %[ftmp1] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp9], %[ftmp5], %[ftmp1] \n\t"
|
|
|
|
|
"punpcklwd %[ftmp10], %[ftmp6], %[ftmp7] \n\t"
|
|
|
|
|
"punpckhwd %[ftmp11], %[ftmp6], %[ftmp7] \n\t"
|
|
|
|
|
"punpcklwd %[ftmp6], %[ftmp8], %[ftmp9] \n\t"
|
|
|
|
|
"punpckhwd %[ftmp7], %[ftmp8], %[ftmp9] \n\t"
|
|
|
|
|
"paddw %[ftmp8], %[ftmp10], %[ftmp11] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp6], %[ftmp7] \n\t"
|
|
|
|
|
"paddw %[ftmp8], %[ftmp8], %[ff_pw_4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_4] \n\t"
|
|
|
|
|
"psraw %[ftmp8], %[ftmp8], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp6], %[ftmp8], %[ftmp9] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp7], %[ftmp8], %[ftmp9] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp8], %[ftmp6], %[ftmp7] \n\t"
|
|
|
|
|
MMI_SDC1(%[ftmp8], %[dst], 0x00)
|
|
|
|
|
|
|
|
|
|
PTR_ADDIU "%[src], %[src], 0x10 \n\t"
|
|
|
|
|
PTR_ADDIU "%[dst], %[dst], 0x10 \n\t"
|
|
|
|
|
"addiu %[count], %[count], -0x01 \n\t"
|
|
|
|
|
"bnez %[count], 1b \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[ftmp6]"=&f"(ftmp[6]), [ftmp7]"=&f"(ftmp[7]),
|
|
|
|
|
[ftmp8]"=&f"(ftmp[8]), [ftmp9]"=&f"(ftmp[9]),
|
|
|
|
|
[ftmp10]"=&f"(ftmp[10]), [ftmp11]"=&f"(ftmp[11]),
|
2018-09-03 05:31:46 +02:00
|
|
|
[tmp0]"=&r"(tmp[0]), [count]"+&r"(count),
|
2016-10-10 10:11:37 +02:00
|
|
|
[src]"+&r"(src), [dst]"+&r"(dst)
|
2021-06-01 08:22:09 +02:00
|
|
|
: [ff_pw_4]"f"(ff_pw_32_4.f), [coeff]"r"(coeff)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
|
|
|
|
|
src = block;
|
|
|
|
|
|
|
|
|
|
// 2nd loop
|
|
|
|
|
__asm__ volatile (
|
|
|
|
|
"li %[tmp0], 0x07 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp0] \n\t"
|
2018-09-03 05:31:46 +02:00
|
|
|
"li %[tmp0], 0x44 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp15] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
MMI_LDC1(%[ftmp1], %[src], 0x00)
|
2018-09-03 05:31:46 +02:00
|
|
|
MMI_LDC1(%[ftmp2], %[src], 0x10)
|
|
|
|
|
MMI_LDC1(%[ftmp3], %[src], 0x20)
|
|
|
|
|
MMI_LDC1(%[ftmp4], %[src], 0x30)
|
|
|
|
|
"punpcklhw %[ftmp5], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp6], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp7], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp8], %[ftmp3], %[ftmp4] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp11: dst03,dst02,dst01,dst00 */
|
|
|
|
|
"li %[tmp0], 0x00160011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp3] \n\t"
|
|
|
|
|
"pshufh %[ftmp3], %[ftmp3], %[ftmp15] \n\t"
|
|
|
|
|
"li %[tmp0], 0x000a0011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp4] \n\t"
|
|
|
|
|
"pshufh %[ftmp4], %[ftmp4], %[ftmp15] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp6], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp8], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_64] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp10], %[ff_pw_64] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp10], %[ftmp10], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp1], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp2], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp11], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp12: dst13,dst12,dst11,dst10 */
|
|
|
|
|
"li %[tmp0], 0x000a0011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp3] \n\t"
|
|
|
|
|
"pshufh %[ftmp3], %[ftmp3], %[ftmp15] \n\t"
|
|
|
|
|
"li %[tmp0], 0xffeaffef \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp4] \n\t"
|
|
|
|
|
"pshufh %[ftmp4], %[ftmp4], %[ftmp15] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp6], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp8], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_64] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp10], %[ff_pw_64] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp10], %[ftmp10], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp1], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp2], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp12], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp13: dst23,dst22,dst21,dst20 */
|
|
|
|
|
"li %[tmp0], 0xfff60011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp3] \n\t"
|
|
|
|
|
"pshufh %[ftmp3], %[ftmp3], %[ftmp15] \n\t"
|
|
|
|
|
"li %[tmp0], 0x0016ffef \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp4] \n\t"
|
|
|
|
|
"pshufh %[ftmp4], %[ftmp4], %[ftmp15] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp6], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp8], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_64] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp10], %[ff_pw_64] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp10], %[ftmp10], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp1], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp2], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp13], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
/* ftmp14: dst33,dst32,dst31,dst30 */
|
|
|
|
|
"li %[tmp0], 0xffea0011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp3] \n\t"
|
|
|
|
|
"pshufh %[ftmp3], %[ftmp3], %[ftmp15] \n\t"
|
|
|
|
|
"li %[tmp0], 0xfff60011 \n\t"
|
|
|
|
|
"mtc1 %[tmp0], %[ftmp4] \n\t"
|
|
|
|
|
"pshufh %[ftmp4], %[ftmp4], %[ftmp15] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp5], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp7], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp1], %[ftmp6], %[ftmp3] \n\t"
|
|
|
|
|
"pmaddhw %[ftmp2], %[ftmp8], %[ftmp4] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
"paddw %[ftmp9], %[ftmp9], %[ff_pw_64] \n\t"
|
|
|
|
|
"paddw %[ftmp10], %[ftmp10], %[ff_pw_64] \n\t"
|
|
|
|
|
"psraw %[ftmp9], %[ftmp9], %[ftmp0] \n\t"
|
|
|
|
|
"psraw %[ftmp10], %[ftmp10], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp1], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpckhhw %[ftmp2], %[ftmp9], %[ftmp10] \n\t"
|
|
|
|
|
"punpcklhw %[ftmp14], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_LWC1(%[ftmp1], %[dest], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[dest], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp2], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp3], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_LWC1(%[ftmp4], %[tmp0], 0x00)
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor %[ftmp0], %[ftmp0], %[ftmp0] \n\t"
|
2018-09-03 05:31:46 +02:00
|
|
|
"punpcklbh %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"punpcklbh %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
|
|
|
|
"paddh %[ftmp1], %[ftmp1], %[ftmp11] \n\t"
|
|
|
|
|
"paddh %[ftmp2], %[ftmp2], %[ftmp12] \n\t"
|
|
|
|
|
"paddh %[ftmp3], %[ftmp3], %[ftmp13] \n\t"
|
|
|
|
|
"paddh %[ftmp4], %[ftmp4], %[ftmp14] \n\t"
|
|
|
|
|
"packushb %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp2], %[ftmp2], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp3], %[ftmp3], %[ftmp0] \n\t"
|
|
|
|
|
"packushb %[ftmp4], %[ftmp4], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
MMI_SWC1(%[ftmp1], %[dest], 0x00)
|
2018-09-03 05:31:46 +02:00
|
|
|
PTR_ADDU "%[tmp0], %[dest], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp2], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp3], %[tmp0], 0x00)
|
|
|
|
|
PTR_ADDU "%[tmp0], %[tmp0], %[linesize] \n\t"
|
|
|
|
|
MMI_SWC1(%[ftmp4], %[tmp0], 0x00)
|
|
|
|
|
|
2016-10-10 10:11:37 +02:00
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[ftmp6]"=&f"(ftmp[6]), [ftmp7]"=&f"(ftmp[7]),
|
|
|
|
|
[ftmp8]"=&f"(ftmp[8]), [ftmp9]"=&f"(ftmp[9]),
|
2018-09-03 05:31:46 +02:00
|
|
|
[ftmp10]"=&f"(ftmp[10]), [ftmp11]"=&f"(ftmp[11]),
|
|
|
|
|
[ftmp12]"=&f"(ftmp[12]), [ftmp13]"=&f"(ftmp[13]),
|
|
|
|
|
[ftmp14]"=&f"(ftmp[14]), [ftmp15]"=&f"(ftmp[15]),
|
|
|
|
|
[tmp0]"=&r"(tmp[0])
|
2021-06-01 08:22:09 +02:00
|
|
|
: [ff_pw_64]"f"(ff_pw_32_64.f),
|
2018-09-03 05:31:46 +02:00
|
|
|
[src]"r"(src), [dest]"r"(dest), [linesize]"r"(linesize)
|
|
|
|
|
:"memory"
|
2016-10-10 10:11:37 +02:00
|
|
|
);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Apply overlap transform to horizontal edge */
|
2022-03-29 14:34:19 +02:00
|
|
|
void ff_vc1_h_overlap_mmi(uint8_t *src, ptrdiff_t stride)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
int i;
|
|
|
|
|
int a, b, c, d;
|
|
|
|
|
int d1, d2;
|
|
|
|
|
int rnd = 1;
|
|
|
|
|
for (i = 0; i < 8; i++) {
|
|
|
|
|
a = src[-2];
|
|
|
|
|
b = src[-1];
|
|
|
|
|
c = src[0];
|
|
|
|
|
d = src[1];
|
|
|
|
|
d1 = (a - d + 3 + rnd) >> 3;
|
|
|
|
|
d2 = (a - d + b - c + 4 - rnd) >> 3;
|
|
|
|
|
|
|
|
|
|
src[-2] = a - d1;
|
|
|
|
|
src[-1] = av_clip_uint8(b - d2);
|
|
|
|
|
src[0] = av_clip_uint8(c + d2);
|
|
|
|
|
src[1] = d + d1;
|
|
|
|
|
src += stride;
|
|
|
|
|
rnd = !rnd;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2022-03-29 14:34:19 +02:00
|
|
|
void ff_vc1_h_s_overlap_mmi(int16_t *left, int16_t *right, ptrdiff_t left_stride, ptrdiff_t right_stride, int flags)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
int i;
|
|
|
|
|
int a, b, c, d;
|
|
|
|
|
int d1, d2;
|
2018-06-20 13:11:07 +02:00
|
|
|
int rnd1 = flags & 2 ? 3 : 4;
|
|
|
|
|
int rnd2 = 7 - rnd1;
|
2016-10-10 10:11:37 +02:00
|
|
|
for (i = 0; i < 8; i++) {
|
|
|
|
|
a = left[6];
|
|
|
|
|
b = left[7];
|
|
|
|
|
c = right[0];
|
|
|
|
|
d = right[1];
|
|
|
|
|
d1 = a - d;
|
|
|
|
|
d2 = a - d + b - c;
|
|
|
|
|
|
|
|
|
|
left[6] = ((a << 3) - d1 + rnd1) >> 3;
|
|
|
|
|
left[7] = ((b << 3) - d2 + rnd2) >> 3;
|
|
|
|
|
right[0] = ((c << 3) + d2 + rnd1) >> 3;
|
|
|
|
|
right[1] = ((d << 3) + d1 + rnd2) >> 3;
|
|
|
|
|
|
2018-06-20 13:11:07 +02:00
|
|
|
right += right_stride;
|
|
|
|
|
left += left_stride;
|
|
|
|
|
if (flags & 1) {
|
|
|
|
|
rnd2 = 7 - rnd2;
|
|
|
|
|
rnd1 = 7 - rnd1;
|
|
|
|
|
}
|
2016-10-10 10:11:37 +02:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Apply overlap transform to vertical edge */
|
2022-03-29 14:34:19 +02:00
|
|
|
void ff_vc1_v_overlap_mmi(uint8_t *src, ptrdiff_t stride)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
int i;
|
|
|
|
|
int a, b, c, d;
|
|
|
|
|
int d1, d2;
|
|
|
|
|
int rnd = 1;
|
|
|
|
|
for (i = 0; i < 8; i++) {
|
|
|
|
|
a = src[-2 * stride];
|
|
|
|
|
b = src[-stride];
|
|
|
|
|
c = src[0];
|
|
|
|
|
d = src[stride];
|
|
|
|
|
d1 = (a - d + 3 + rnd) >> 3;
|
|
|
|
|
d2 = (a - d + b - c + 4 - rnd) >> 3;
|
|
|
|
|
|
|
|
|
|
src[-2 * stride] = a - d1;
|
|
|
|
|
src[-stride] = av_clip_uint8(b - d2);
|
|
|
|
|
src[0] = av_clip_uint8(c + d2);
|
|
|
|
|
src[stride] = d + d1;
|
|
|
|
|
src++;
|
|
|
|
|
rnd = !rnd;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void ff_vc1_v_s_overlap_mmi(int16_t *top, int16_t *bottom)
|
|
|
|
|
{
|
|
|
|
|
int i;
|
|
|
|
|
int a, b, c, d;
|
|
|
|
|
int d1, d2;
|
|
|
|
|
int rnd1 = 4, rnd2 = 3;
|
|
|
|
|
for (i = 0; i < 8; i++) {
|
|
|
|
|
a = top[48];
|
|
|
|
|
b = top[56];
|
|
|
|
|
c = bottom[0];
|
|
|
|
|
d = bottom[8];
|
|
|
|
|
d1 = a - d;
|
|
|
|
|
d2 = a - d + b - c;
|
|
|
|
|
|
|
|
|
|
top[48] = ((a << 3) - d1 + rnd1) >> 3;
|
|
|
|
|
top[56] = ((b << 3) - d2 + rnd2) >> 3;
|
|
|
|
|
bottom[0] = ((c << 3) + d2 + rnd1) >> 3;
|
|
|
|
|
bottom[8] = ((d << 3) + d1 + rnd2) >> 3;
|
|
|
|
|
|
|
|
|
|
bottom++;
|
|
|
|
|
top++;
|
|
|
|
|
rnd2 = 7 - rnd2;
|
|
|
|
|
rnd1 = 7 - rnd1;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* VC-1 in-loop deblocking filter for one line
|
|
|
|
|
* @param src source block type
|
|
|
|
|
* @param stride block stride
|
|
|
|
|
* @param pq block quantizer
|
|
|
|
|
* @return whether other 3 pairs should be filtered or not
|
|
|
|
|
* @see 8.6
|
|
|
|
|
*/
|
|
|
|
|
static av_always_inline int vc1_filter_line(uint8_t *src, int stride, int pq)
|
|
|
|
|
{
|
|
|
|
|
int a0 = (2 * (src[-2 * stride] - src[1 * stride]) -
|
|
|
|
|
5 * (src[-1 * stride] - src[0 * stride]) + 4) >> 3;
|
|
|
|
|
int a0_sign = a0 >> 31; /* Store sign */
|
|
|
|
|
|
|
|
|
|
a0 = (a0 ^ a0_sign) - a0_sign; /* a0 = FFABS(a0); */
|
|
|
|
|
if (a0 < pq) {
|
|
|
|
|
int a1 = FFABS((2 * (src[-4 * stride] - src[-1 * stride]) -
|
|
|
|
|
5 * (src[-3 * stride] - src[-2 * stride]) + 4) >> 3);
|
|
|
|
|
int a2 = FFABS((2 * (src[ 0 * stride] - src[ 3 * stride]) -
|
|
|
|
|
5 * (src[ 1 * stride] - src[ 2 * stride]) + 4) >> 3);
|
|
|
|
|
if (a1 < a0 || a2 < a0) {
|
|
|
|
|
int clip = src[-1 * stride] - src[0 * stride];
|
|
|
|
|
int clip_sign = clip >> 31;
|
|
|
|
|
|
|
|
|
|
clip = ((clip ^ clip_sign) - clip_sign) >> 1;
|
|
|
|
|
if (clip) {
|
|
|
|
|
int a3 = FFMIN(a1, a2);
|
|
|
|
|
int d = 5 * (a3 - a0);
|
|
|
|
|
int d_sign = (d >> 31);
|
|
|
|
|
|
|
|
|
|
d = ((d ^ d_sign) - d_sign) >> 3;
|
|
|
|
|
d_sign ^= a0_sign;
|
|
|
|
|
|
|
|
|
|
if (d_sign ^ clip_sign)
|
|
|
|
|
d = 0;
|
|
|
|
|
else {
|
|
|
|
|
d = FFMIN(d, clip);
|
|
|
|
|
d = (d ^ d_sign) - d_sign; /* Restore sign */
|
|
|
|
|
src[-1 * stride] = av_clip_uint8(src[-1 * stride] - d);
|
|
|
|
|
src[ 0 * stride] = av_clip_uint8(src[ 0 * stride] + d);
|
|
|
|
|
}
|
|
|
|
|
return 1;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* VC-1 in-loop deblocking filter
|
|
|
|
|
* @param src source block type
|
|
|
|
|
* @param step distance between horizontally adjacent elements
|
|
|
|
|
* @param stride distance between vertically adjacent elements
|
|
|
|
|
* @param len edge length to filter (4 or 8 pixels)
|
|
|
|
|
* @param pq block quantizer
|
|
|
|
|
* @see 8.6
|
|
|
|
|
*/
|
|
|
|
|
static inline void vc1_loop_filter(uint8_t *src, int step, int stride,
|
|
|
|
|
int len, int pq)
|
|
|
|
|
{
|
|
|
|
|
int i;
|
|
|
|
|
int filt3;
|
|
|
|
|
|
|
|
|
|
for (i = 0; i < len; i += 4) {
|
|
|
|
|
filt3 = vc1_filter_line(src + 2 * step, stride, pq);
|
|
|
|
|
if (filt3) {
|
|
|
|
|
vc1_filter_line(src + 0 * step, stride, pq);
|
|
|
|
|
vc1_filter_line(src + 1 * step, stride, pq);
|
|
|
|
|
vc1_filter_line(src + 3 * step, stride, pq);
|
|
|
|
|
}
|
|
|
|
|
src += step * 4;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2022-03-29 14:34:19 +02:00
|
|
|
void ff_vc1_v_loop_filter4_mmi(uint8_t *src, ptrdiff_t stride, int pq)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
vc1_loop_filter(src, 1, stride, 4, pq);
|
|
|
|
|
}
|
|
|
|
|
|
2022-03-29 14:34:19 +02:00
|
|
|
void ff_vc1_h_loop_filter4_mmi(uint8_t *src, ptrdiff_t stride, int pq)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
vc1_loop_filter(src, stride, 1, 4, pq);
|
|
|
|
|
}
|
|
|
|
|
|
2022-03-29 14:34:19 +02:00
|
|
|
void ff_vc1_v_loop_filter8_mmi(uint8_t *src, ptrdiff_t stride, int pq)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
vc1_loop_filter(src, 1, stride, 8, pq);
|
|
|
|
|
}
|
|
|
|
|
|
2022-03-29 14:34:19 +02:00
|
|
|
void ff_vc1_h_loop_filter8_mmi(uint8_t *src, ptrdiff_t stride, int pq)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
vc1_loop_filter(src, stride, 1, 8, pq);
|
|
|
|
|
}
|
|
|
|
|
|
2022-03-29 14:34:19 +02:00
|
|
|
void ff_vc1_v_loop_filter16_mmi(uint8_t *src, ptrdiff_t stride, int pq)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
vc1_loop_filter(src, 1, stride, 16, pq);
|
|
|
|
|
}
|
|
|
|
|
|
2022-03-29 14:34:19 +02:00
|
|
|
void ff_vc1_h_loop_filter16_mmi(uint8_t *src, ptrdiff_t stride, int pq)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
|
|
|
|
vc1_loop_filter(src, stride, 1, 16, pq);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void ff_put_vc1_mspel_mc00_mmi(uint8_t *dst, const uint8_t *src,
|
|
|
|
|
ptrdiff_t stride, int rnd)
|
|
|
|
|
{
|
|
|
|
|
ff_put_pixels8_8_mmi(dst, src, stride, 8);
|
|
|
|
|
}
|
|
|
|
|
void ff_put_vc1_mspel_mc00_16_mmi(uint8_t *dst, const uint8_t *src,
|
|
|
|
|
ptrdiff_t stride, int rnd)
|
|
|
|
|
{
|
|
|
|
|
ff_put_pixels16_8_mmi(dst, src, stride, 16);
|
|
|
|
|
}
|
|
|
|
|
void ff_avg_vc1_mspel_mc00_mmi(uint8_t *dst, const uint8_t *src,
|
|
|
|
|
ptrdiff_t stride, int rnd)
|
|
|
|
|
{
|
|
|
|
|
ff_avg_pixels8_8_mmi(dst, src, stride, 8);
|
|
|
|
|
}
|
|
|
|
|
void ff_avg_vc1_mspel_mc00_16_mmi(uint8_t *dst, const uint8_t *src,
|
|
|
|
|
ptrdiff_t stride, int rnd)
|
|
|
|
|
{
|
|
|
|
|
ff_avg_pixels16_8_mmi(dst, src, stride, 16);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#define OP_PUT(S, D)
|
|
|
|
|
#define OP_AVG(S, D) \
|
|
|
|
|
"ldc1 $f16, "#S" \n\t" \
|
|
|
|
|
"pavgb "#D", "#D", $f16 \n\t"
|
|
|
|
|
|
|
|
|
|
/** Add rounder from $f14 to $f6 and pack result at destination */
|
|
|
|
|
#define NORMALIZE_MMI(SHIFT) \
|
|
|
|
|
"paddh $f6, $f6, $f14 \n\t" /* +bias-r */ \
|
|
|
|
|
"paddh $f8, $f8, $f14 \n\t" /* +bias-r */ \
|
|
|
|
|
"psrah $f6, $f6, "SHIFT" \n\t" \
|
|
|
|
|
"psrah $f8, $f8, "SHIFT" \n\t"
|
|
|
|
|
|
|
|
|
|
#define TRANSFER_DO_PACK(OP) \
|
|
|
|
|
"packushb $f6, $f6, $f8 \n\t" \
|
|
|
|
|
OP((%[dst]), $f6) \
|
|
|
|
|
"sdc1 $f6, 0x00(%[dst]) \n\t"
|
|
|
|
|
|
|
|
|
|
#define TRANSFER_DONT_PACK(OP) \
|
|
|
|
|
OP(0(%[dst]), $f6) \
|
|
|
|
|
OP(8(%[dst]), $f8) \
|
|
|
|
|
"sdc1 $f6, 0x00(%[dst]) \n\t" \
|
|
|
|
|
"sdc1 $f8, 0x08(%[dst]) \n\t"
|
|
|
|
|
|
|
|
|
|
/** @see MSPEL_FILTER13_CORE for use as UNPACK macro */
|
|
|
|
|
#define DO_UNPACK(reg) \
|
|
|
|
|
"punpcklbh "reg", "reg", $f0 \n\t"
|
|
|
|
|
#define DONT_UNPACK(reg)
|
|
|
|
|
|
|
|
|
|
/** Compute the rounder 32-r or 8-r and unpacks it to $f14 */
|
|
|
|
|
#define LOAD_ROUNDER_MMI(ROUND) \
|
|
|
|
|
"lwc1 $f14, "ROUND" \n\t" \
|
|
|
|
|
"punpcklhw $f14, $f14, $f14 \n\t" \
|
|
|
|
|
"punpcklwd $f14, $f14, $f14 \n\t"
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define SHIFT2_LINE(OFF, R0, R1, R2, R3) \
|
|
|
|
|
"paddh "#R1", "#R1", "#R2" \n\t" \
|
|
|
|
|
PTR_ADDU "$9, %[src], %[stride1] \n\t" \
|
|
|
|
|
MMI_ULWC1(R0, $9, 0x00) \
|
|
|
|
|
"pmullh "#R1", "#R1", $f6 \n\t" \
|
|
|
|
|
"punpcklbh "#R0", "#R0", $f0 \n\t" \
|
|
|
|
|
PTR_ADDU "$9, %[src], %[stride] \n\t" \
|
|
|
|
|
MMI_ULWC1(R3, $9, 0x00) \
|
|
|
|
|
"psubh "#R1", "#R1", "#R0" \n\t" \
|
|
|
|
|
"punpcklbh "#R3", "#R3", $f0 \n\t" \
|
|
|
|
|
"paddh "#R1", "#R1", $f14 \n\t" \
|
|
|
|
|
"psubh "#R1", "#R1", "#R3" \n\t" \
|
|
|
|
|
"psrah "#R1", "#R1", %[shift] \n\t" \
|
|
|
|
|
MMI_SDC1(R1, %[dst], OFF) \
|
|
|
|
|
PTR_ADDU "%[src], %[src], %[stride] \n\t"
|
|
|
|
|
|
|
|
|
|
/** Sacrificing $f12 makes it possible to pipeline loads from src */
|
|
|
|
|
static void vc1_put_ver_16b_shift2_mmi(int16_t *dst,
|
|
|
|
|
const uint8_t *src, mips_reg stride,
|
|
|
|
|
int rnd, int64_t shift)
|
|
|
|
|
{
|
2021-06-01 08:22:09 +02:00
|
|
|
union mmi_intfloat64 shift_u;
|
2016-10-10 10:11:37 +02:00
|
|
|
DECLARE_VAR_LOW32;
|
|
|
|
|
DECLARE_VAR_ADDRT;
|
2021-06-01 08:22:09 +02:00
|
|
|
shift_u.i = shift;
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
__asm__ volatile(
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor $f0, $f0, $f0 \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
"li $8, 0x03 \n\t"
|
|
|
|
|
LOAD_ROUNDER_MMI("%[rnd]")
|
|
|
|
|
"1: \n\t"
|
|
|
|
|
MMI_ULWC1($f4, %[src], 0x00)
|
|
|
|
|
PTR_ADDU "%[src], %[src], %[stride] \n\t"
|
|
|
|
|
MMI_ULWC1($f6, %[src], 0x00)
|
|
|
|
|
"punpcklbh $f4, $f4, $f0 \n\t"
|
|
|
|
|
"punpcklbh $f6, $f6, $f0 \n\t"
|
|
|
|
|
SHIFT2_LINE( 0, $f2, $f4, $f6, $f8)
|
|
|
|
|
SHIFT2_LINE( 24, $f4, $f6, $f8, $f2)
|
|
|
|
|
SHIFT2_LINE( 48, $f6, $f8, $f2, $f4)
|
|
|
|
|
SHIFT2_LINE( 72, $f8, $f2, $f4, $f6)
|
|
|
|
|
SHIFT2_LINE( 96, $f2, $f4, $f6, $f8)
|
|
|
|
|
SHIFT2_LINE(120, $f4, $f6, $f8, $f2)
|
|
|
|
|
SHIFT2_LINE(144, $f6, $f8, $f2, $f4)
|
|
|
|
|
SHIFT2_LINE(168, $f8, $f2, $f4, $f6)
|
|
|
|
|
PTR_SUBU "%[src], %[src], %[stride2] \n\t"
|
|
|
|
|
PTR_ADDIU "%[dst], %[dst], 0x08 \n\t"
|
|
|
|
|
"addiu $8, $8, -0x01 \n\t"
|
|
|
|
|
"bnez $8, 1b \n\t"
|
|
|
|
|
: RESTRICT_ASM_LOW32 RESTRICT_ASM_ADDRT
|
|
|
|
|
[src]"+r"(src), [dst]"+r"(dst)
|
|
|
|
|
: [stride]"r"(stride), [stride1]"r"(-2*stride),
|
2021-06-01 08:22:09 +02:00
|
|
|
[shift]"f"(shift_u.f), [rnd]"m"(rnd),
|
|
|
|
|
[stride2]"r"(9*stride-4)
|
|
|
|
|
: "$8", "$9", "$f0", "$f2", "$f4", "$f6", "$f8", "$f10",
|
2016-10-10 10:11:37 +02:00
|
|
|
"$f14", "$f16", "memory"
|
|
|
|
|
);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* Data is already unpacked, so some operations can directly be made from
|
|
|
|
|
* memory.
|
|
|
|
|
*/
|
|
|
|
|
#define VC1_HOR_16B_SHIFT2(OP, OPNAME) \
|
|
|
|
|
static void OPNAME ## vc1_hor_16b_shift2_mmi(uint8_t *dst, mips_reg stride, \
|
|
|
|
|
const int16_t *src, int rnd) \
|
|
|
|
|
{ \
|
|
|
|
|
int h = 8; \
|
|
|
|
|
DECLARE_VAR_ALL64; \
|
|
|
|
|
DECLARE_VAR_ADDRT; \
|
|
|
|
|
\
|
|
|
|
|
src -= 1; \
|
|
|
|
|
rnd -= (-1+9+9-1)*1024; /* Add -1024 bias */ \
|
|
|
|
|
\
|
|
|
|
|
__asm__ volatile( \
|
|
|
|
|
LOAD_ROUNDER_MMI("%[rnd]") \
|
|
|
|
|
"1: \n\t" \
|
|
|
|
|
MMI_ULDC1($f2, %[src], 0x00) \
|
|
|
|
|
MMI_ULDC1($f4, %[src], 0x08) \
|
|
|
|
|
MMI_ULDC1($f6, %[src], 0x02) \
|
|
|
|
|
MMI_ULDC1($f8, %[src], 0x0a) \
|
|
|
|
|
MMI_ULDC1($f0, %[src], 0x06) \
|
|
|
|
|
"paddh $f2, $f2, $f0 \n\t" \
|
|
|
|
|
MMI_ULDC1($f0, %[src], 0x0e) \
|
|
|
|
|
"paddh $f4, $f4, $f0 \n\t" \
|
|
|
|
|
MMI_ULDC1($f0, %[src], 0x04) \
|
|
|
|
|
"paddh $f6, $f6, $f0 \n\t" \
|
|
|
|
|
MMI_ULDC1($f0, %[src], 0x0b) \
|
|
|
|
|
"paddh $f8, $f8, $f0 \n\t" \
|
2021-06-01 08:22:09 +02:00
|
|
|
"pmullh $f6, $f6, %[ff_pw_9] \n\t" \
|
|
|
|
|
"pmullh $f8, $f8, %[ff_pw_9] \n\t" \
|
2016-10-10 10:11:37 +02:00
|
|
|
"psubh $f6, $f6, $f2 \n\t" \
|
|
|
|
|
"psubh $f8, $f8, $f4 \n\t" \
|
|
|
|
|
"li $8, 0x07 \n\t" \
|
|
|
|
|
"mtc1 $8, $f16 \n\t" \
|
|
|
|
|
NORMALIZE_MMI("$f16") \
|
|
|
|
|
/* Remove bias */ \
|
2021-06-01 08:22:09 +02:00
|
|
|
"paddh $f6, $f6, %[ff_pw_128] \n\t" \
|
|
|
|
|
"paddh $f8, $f8, %[ff_pw_128] \n\t" \
|
2016-10-10 10:11:37 +02:00
|
|
|
TRANSFER_DO_PACK(OP) \
|
|
|
|
|
"addiu %[h], %[h], -0x01 \n\t" \
|
|
|
|
|
PTR_ADDIU "%[src], %[src], 0x18 \n\t" \
|
|
|
|
|
PTR_ADDU "%[dst], %[dst], %[stride] \n\t" \
|
|
|
|
|
"bnez %[h], 1b \n\t" \
|
|
|
|
|
: RESTRICT_ASM_ALL64 RESTRICT_ASM_ADDRT \
|
|
|
|
|
[h]"+r"(h), \
|
|
|
|
|
[src]"+r"(src), [dst]"+r"(dst) \
|
|
|
|
|
: [stride]"r"(stride), [rnd]"m"(rnd), \
|
2021-06-01 08:22:09 +02:00
|
|
|
[ff_pw_9]"f"(ff_pw_9.f), [ff_pw_128]"f"(ff_pw_128.f) \
|
|
|
|
|
: "$8", "$f0", "$f2", "$f4", "$f6", "$f8", "$f14", \
|
2016-10-10 10:11:37 +02:00
|
|
|
"$f16", "memory" \
|
|
|
|
|
); \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
VC1_HOR_16B_SHIFT2(OP_PUT, put_)
|
|
|
|
|
VC1_HOR_16B_SHIFT2(OP_AVG, avg_)
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* Purely vertical or horizontal 1/2 shift interpolation.
|
|
|
|
|
* Sacrify $f12 for *9 factor.
|
|
|
|
|
*/
|
|
|
|
|
#define VC1_SHIFT2(OP, OPNAME)\
|
|
|
|
|
static void OPNAME ## vc1_shift2_mmi(uint8_t *dst, const uint8_t *src, \
|
|
|
|
|
mips_reg stride, int rnd, \
|
|
|
|
|
mips_reg offset) \
|
|
|
|
|
{ \
|
|
|
|
|
DECLARE_VAR_LOW32; \
|
|
|
|
|
DECLARE_VAR_ADDRT; \
|
|
|
|
|
\
|
|
|
|
|
rnd = 8 - rnd; \
|
|
|
|
|
\
|
|
|
|
|
__asm__ volatile( \
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor $f0, $f0, $f0 \n\t" \
|
2016-10-10 10:11:37 +02:00
|
|
|
"li $10, 0x08 \n\t" \
|
|
|
|
|
LOAD_ROUNDER_MMI("%[rnd]") \
|
|
|
|
|
"1: \n\t" \
|
|
|
|
|
MMI_ULWC1($f6, %[src], 0x00) \
|
|
|
|
|
MMI_ULWC1($f8, %[src], 0x04) \
|
|
|
|
|
PTR_ADDU "$9, %[src], %[offset] \n\t" \
|
|
|
|
|
MMI_ULWC1($f2, $9, 0x00) \
|
|
|
|
|
MMI_ULWC1($f4, $9, 0x04) \
|
|
|
|
|
PTR_ADDU "%[src], %[src], %[offset] \n\t" \
|
|
|
|
|
"punpcklbh $f6, $f6, $f0 \n\t" \
|
|
|
|
|
"punpcklbh $f8, $f8, $f0 \n\t" \
|
|
|
|
|
"punpcklbh $f2, $f2, $f0 \n\t" \
|
|
|
|
|
"punpcklbh $f4, $f4, $f0 \n\t" \
|
|
|
|
|
"paddh $f6, $f6, $f2 \n\t" \
|
|
|
|
|
"paddh $f8, $f8, $f4 \n\t" \
|
|
|
|
|
PTR_ADDU "$9, %[src], %[offset_x2n] \n\t" \
|
|
|
|
|
MMI_ULWC1($f2, $9, 0x00) \
|
|
|
|
|
MMI_ULWC1($f4, $9, 0x04) \
|
2021-06-01 08:22:09 +02:00
|
|
|
"pmullh $f6, $f6, %[ff_pw_9] \n\t" /* 0,9,9,0*/ \
|
|
|
|
|
"pmullh $f8, $f8, %[ff_pw_9] \n\t" /* 0,9,9,0*/ \
|
2016-10-10 10:11:37 +02:00
|
|
|
"punpcklbh $f2, $f2, $f0 \n\t" \
|
|
|
|
|
"punpcklbh $f4, $f4, $f0 \n\t" \
|
|
|
|
|
"psubh $f6, $f6, $f2 \n\t" /*-1,9,9,0*/ \
|
|
|
|
|
"psubh $f8, $f8, $f4 \n\t" /*-1,9,9,0*/ \
|
|
|
|
|
PTR_ADDU "$9, %[src], %[offset] \n\t" \
|
|
|
|
|
MMI_ULWC1($f2, $9, 0x00) \
|
|
|
|
|
MMI_ULWC1($f4, $9, 0x04) \
|
|
|
|
|
"punpcklbh $f2, $f2, $f0 \n\t" \
|
|
|
|
|
"punpcklbh $f4, $f4, $f0 \n\t" \
|
|
|
|
|
"psubh $f6, $f6, $f2 \n\t" /*-1,9,9,-1*/ \
|
|
|
|
|
"psubh $f8, $f8, $f4 \n\t" /*-1,9,9,-1*/ \
|
|
|
|
|
"li $8, 0x04 \n\t" \
|
|
|
|
|
"mtc1 $8, $f16 \n\t" \
|
|
|
|
|
NORMALIZE_MMI("$f16") \
|
|
|
|
|
"packushb $f6, $f6, $f8 \n\t" \
|
|
|
|
|
OP((%[dst]), $f6) \
|
|
|
|
|
"sdc1 $f6, 0x00(%[dst]) \n\t" \
|
|
|
|
|
"addiu $10, $10, -0x01 \n\t" \
|
|
|
|
|
PTR_ADDU "%[src], %[src], %[stride1] \n\t" \
|
|
|
|
|
PTR_ADDU "%[dst], %[dst], %[stride] \n\t" \
|
|
|
|
|
"bnez $10, 1b \n\t" \
|
|
|
|
|
: RESTRICT_ASM_LOW32 RESTRICT_ASM_ADDRT \
|
|
|
|
|
[src]"+r"(src), [dst]"+r"(dst) \
|
|
|
|
|
: [offset]"r"(offset), [offset_x2n]"r"(-2*offset), \
|
2018-09-06 10:10:52 +02:00
|
|
|
[stride]"r"(stride), [rnd]"m"(rnd), \
|
|
|
|
|
[stride1]"r"(stride-offset), \
|
2021-06-01 08:22:09 +02:00
|
|
|
[ff_pw_9]"f"(ff_pw_9.f) \
|
2016-10-10 10:11:37 +02:00
|
|
|
: "$8", "$9", "$10", "$f0", "$f2", "$f4", "$f6", "$f8", "$f10", \
|
2021-06-01 08:22:09 +02:00
|
|
|
"$f14", "$f16", "memory" \
|
2016-10-10 10:11:37 +02:00
|
|
|
); \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
VC1_SHIFT2(OP_PUT, put_)
|
|
|
|
|
VC1_SHIFT2(OP_AVG, avg_)
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* Core of the 1/4 and 3/4 shift bicubic interpolation.
|
|
|
|
|
*
|
|
|
|
|
* @param UNPACK Macro unpacking arguments from 8 to 16bits (can be empty).
|
|
|
|
|
* @param LOAD "MMI_ULWC1" or "MMI_ULDC1", if data read is already unpacked.
|
|
|
|
|
* @param M "1" for MMI_ULWC1, "2" for MMI_ULDC1.
|
|
|
|
|
* @param A1 Stride address of 1st tap (beware of unpacked/packed).
|
|
|
|
|
* @param A2 Stride address of 2nd tap
|
|
|
|
|
* @param A3 Stride address of 3rd tap
|
|
|
|
|
* @param A4 Stride address of 4th tap
|
|
|
|
|
*/
|
|
|
|
|
#define MSPEL_FILTER13_CORE(UNPACK, LOAD, M, A1, A2, A3, A4) \
|
|
|
|
|
PTR_ADDU "$9, %[src], "#A1" \n\t" \
|
|
|
|
|
LOAD($f2, $9, M*0) \
|
|
|
|
|
LOAD($f4, $9, M*4) \
|
|
|
|
|
UNPACK("$f2") \
|
|
|
|
|
UNPACK("$f4") \
|
|
|
|
|
"pmullh $f2, $f2, %[ff_pw_3] \n\t" \
|
|
|
|
|
"pmullh $f4, $f4, %[ff_pw_3] \n\t" \
|
|
|
|
|
PTR_ADDU "$9, %[src], "#A2" \n\t" \
|
|
|
|
|
LOAD($f6, $9, M*0) \
|
|
|
|
|
LOAD($f8, $9, M*4) \
|
|
|
|
|
UNPACK("$f6") \
|
|
|
|
|
UNPACK("$f8") \
|
2021-06-01 08:22:09 +02:00
|
|
|
"pmullh $f6, $f6, %[ff_pw_18] \n\t" /* *18 */ \
|
|
|
|
|
"pmullh $f8, $f8, %[ff_pw_18] \n\t" /* *18 */ \
|
2016-10-10 10:11:37 +02:00
|
|
|
"psubh $f6, $f6, $f2 \n\t" /* *18, -3 */ \
|
|
|
|
|
"psubh $f8, $f8, $f4 \n\t" /* *18, -3 */ \
|
|
|
|
|
PTR_ADDU "$9, %[src], "#A4" \n\t" \
|
|
|
|
|
LOAD($f2, $9, M*0) \
|
|
|
|
|
LOAD($f4, $9, M*4) \
|
|
|
|
|
UNPACK("$f2") \
|
|
|
|
|
UNPACK("$f4") \
|
|
|
|
|
"li $8, 0x02 \n\t" \
|
|
|
|
|
"mtc1 $8, $f16 \n\t" \
|
|
|
|
|
"psllh $f2, $f2, $f16 \n\t" /* 4* */ \
|
|
|
|
|
"psllh $f4, $f4, $f16 \n\t" /* 4* */ \
|
|
|
|
|
"psubh $f6, $f6, $f2 \n\t" /* -4,18,-3 */ \
|
|
|
|
|
"psubh $f8, $f8, $f4 \n\t" /* -4,18,-3 */ \
|
|
|
|
|
PTR_ADDU "$9, %[src], "#A3" \n\t" \
|
|
|
|
|
LOAD($f2, $9, M*0) \
|
|
|
|
|
LOAD($f4, $9, M*4) \
|
|
|
|
|
UNPACK("$f2") \
|
|
|
|
|
UNPACK("$f4") \
|
2021-06-01 08:22:09 +02:00
|
|
|
"pmullh $f2, $f2, %[ff_pw_53] \n\t" /* *53 */ \
|
|
|
|
|
"pmullh $f4, $f4, %[ff_pw_53] \n\t" /* *53 */ \
|
2016-10-10 10:11:37 +02:00
|
|
|
"paddh $f6, $f6, $f2 \n\t" /* 4,53,18,-3 */ \
|
|
|
|
|
"paddh $f8, $f8, $f4 \n\t" /* 4,53,18,-3 */
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* Macro to build the vertical 16bits version of vc1_put_shift[13].
|
|
|
|
|
* Here, offset=src_stride. Parameters passed A1 to A4 must use
|
|
|
|
|
* %3 (src_stride), %4 (2*src_stride) and %5 (3*src_stride).
|
|
|
|
|
*
|
|
|
|
|
* @param NAME Either 1 or 3
|
|
|
|
|
* @see MSPEL_FILTER13_CORE for information on A1->A4
|
|
|
|
|
*/
|
|
|
|
|
#define MSPEL_FILTER13_VER_16B(NAME, A1, A2, A3, A4) \
|
|
|
|
|
static void \
|
|
|
|
|
vc1_put_ver_16b_ ## NAME ## _mmi(int16_t *dst, const uint8_t *src, \
|
|
|
|
|
mips_reg src_stride, \
|
|
|
|
|
int rnd, int64_t shift) \
|
|
|
|
|
{ \
|
|
|
|
|
int h = 8; \
|
2021-06-01 08:22:09 +02:00
|
|
|
union mmi_intfloat64 shift_u; \
|
2016-10-10 10:11:37 +02:00
|
|
|
DECLARE_VAR_LOW32; \
|
|
|
|
|
DECLARE_VAR_ADDRT; \
|
2021-06-01 08:22:09 +02:00
|
|
|
shift_u.i = shift; \
|
2016-10-10 10:11:37 +02:00
|
|
|
\
|
|
|
|
|
src -= src_stride; \
|
|
|
|
|
\
|
|
|
|
|
__asm__ volatile( \
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor $f0, $f0, $f0 \n\t" \
|
2016-10-10 10:11:37 +02:00
|
|
|
LOAD_ROUNDER_MMI("%[rnd]") \
|
|
|
|
|
".p2align 3 \n\t" \
|
|
|
|
|
"1: \n\t" \
|
|
|
|
|
MSPEL_FILTER13_CORE(DO_UNPACK, MMI_ULWC1, 1, A1, A2, A3, A4) \
|
|
|
|
|
NORMALIZE_MMI("%[shift]") \
|
|
|
|
|
TRANSFER_DONT_PACK(OP_PUT) \
|
|
|
|
|
/* Last 3 (in fact 4) bytes on the line */ \
|
|
|
|
|
PTR_ADDU "$9, %[src], "#A1" \n\t" \
|
|
|
|
|
MMI_ULWC1($f2, $9, 0x08) \
|
|
|
|
|
DO_UNPACK("$f2") \
|
|
|
|
|
"mov.d $f6, $f2 \n\t" \
|
|
|
|
|
"paddh $f2, $f2, $f2 \n\t" \
|
|
|
|
|
"paddh $f2, $f2, $f6 \n\t" /* 3* */ \
|
|
|
|
|
PTR_ADDU "$9, %[src], "#A2" \n\t" \
|
|
|
|
|
MMI_ULWC1($f6, $9, 0x08) \
|
|
|
|
|
DO_UNPACK("$f6") \
|
2021-06-01 08:22:09 +02:00
|
|
|
"pmullh $f6, $f6, %[ff_pw_18] \n\t" /* *18 */ \
|
2016-10-10 10:11:37 +02:00
|
|
|
"psubh $f6, $f6, $f2 \n\t" /* *18,-3 */ \
|
|
|
|
|
PTR_ADDU "$9, %[src], "#A3" \n\t" \
|
|
|
|
|
MMI_ULWC1($f2, $9, 0x08) \
|
|
|
|
|
DO_UNPACK("$f2") \
|
2021-06-01 08:22:09 +02:00
|
|
|
"pmullh $f2, $f2, %[ff_pw_53] \n\t" /* *53 */ \
|
2016-10-10 10:11:37 +02:00
|
|
|
"paddh $f6, $f6, $f2 \n\t" /* *53,18,-3 */ \
|
|
|
|
|
PTR_ADDU "$9, %[src], "#A4" \n\t" \
|
|
|
|
|
MMI_ULWC1($f2, $9, 0x08) \
|
|
|
|
|
DO_UNPACK("$f2") \
|
|
|
|
|
"li $8, 0x02 \n\t" \
|
|
|
|
|
"mtc1 $8, $f16 \n\t" \
|
|
|
|
|
"psllh $f2, $f2, $f16 \n\t" /* 4* */ \
|
|
|
|
|
"psubh $f6, $f6, $f2 \n\t" \
|
|
|
|
|
"paddh $f6, $f6, $f14 \n\t" \
|
|
|
|
|
"li $8, 0x06 \n\t" \
|
|
|
|
|
"mtc1 $8, $f16 \n\t" \
|
|
|
|
|
"psrah $f6, $f6, $f16 \n\t" \
|
|
|
|
|
"sdc1 $f6, 0x10(%[dst]) \n\t" \
|
|
|
|
|
"addiu %[h], %[h], -0x01 \n\t" \
|
|
|
|
|
PTR_ADDU "%[src], %[src], %[stride_x1] \n\t" \
|
|
|
|
|
PTR_ADDIU "%[dst], %[dst], 0x18 \n\t" \
|
|
|
|
|
"bnez %[h], 1b \n\t" \
|
|
|
|
|
: RESTRICT_ASM_LOW32 RESTRICT_ASM_ADDRT \
|
|
|
|
|
[h]"+r"(h), \
|
|
|
|
|
[src]"+r"(src), [dst]"+r"(dst) \
|
|
|
|
|
: [stride_x1]"r"(src_stride), [stride_x2]"r"(2*src_stride), \
|
|
|
|
|
[stride_x3]"r"(3*src_stride), \
|
2021-06-01 08:22:09 +02:00
|
|
|
[rnd]"m"(rnd), [shift]"f"(shift_u.f), \
|
|
|
|
|
[ff_pw_53]"f"(ff_pw_53.f), [ff_pw_18]"f"(ff_pw_18.f), \
|
|
|
|
|
[ff_pw_3]"f"(ff_pw_3.f) \
|
|
|
|
|
: "$8", "$9", "$f0", "$f2", "$f4", "$f6", "$f8", \
|
2016-10-10 10:11:37 +02:00
|
|
|
"$f14", "$f16", "memory" \
|
|
|
|
|
); \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* Macro to build the horizontal 16bits version of vc1_put_shift[13].
|
|
|
|
|
* Here, offset=16bits, so parameters passed A1 to A4 should be simple.
|
|
|
|
|
*
|
|
|
|
|
* @param NAME Either 1 or 3
|
|
|
|
|
* @see MSPEL_FILTER13_CORE for information on A1->A4
|
|
|
|
|
*/
|
|
|
|
|
#define MSPEL_FILTER13_HOR_16B(NAME, A1, A2, A3, A4, OP, OPNAME) \
|
|
|
|
|
static void \
|
|
|
|
|
OPNAME ## vc1_hor_16b_ ## NAME ## _mmi(uint8_t *dst, mips_reg stride, \
|
|
|
|
|
const int16_t *src, int rnd) \
|
|
|
|
|
{ \
|
|
|
|
|
int h = 8; \
|
|
|
|
|
DECLARE_VAR_ALL64; \
|
|
|
|
|
DECLARE_VAR_ADDRT; \
|
|
|
|
|
\
|
|
|
|
|
src -= 1; \
|
|
|
|
|
rnd -= (-4+58+13-3)*256; /* Add -256 bias */ \
|
|
|
|
|
\
|
|
|
|
|
__asm__ volatile( \
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor $f0, $f0, $f0 \n\t" \
|
2016-10-10 10:11:37 +02:00
|
|
|
LOAD_ROUNDER_MMI("%[rnd]") \
|
|
|
|
|
".p2align 3 \n\t" \
|
|
|
|
|
"1: \n\t" \
|
|
|
|
|
MSPEL_FILTER13_CORE(DONT_UNPACK, MMI_ULDC1, 2, A1, A2, A3, A4) \
|
|
|
|
|
"li $8, 0x07 \n\t" \
|
|
|
|
|
"mtc1 $8, $f16 \n\t" \
|
|
|
|
|
NORMALIZE_MMI("$f16") \
|
|
|
|
|
/* Remove bias */ \
|
|
|
|
|
"paddh $f6, $f6, %[ff_pw_128] \n\t" \
|
|
|
|
|
"paddh $f8, $f8, %[ff_pw_128] \n\t" \
|
|
|
|
|
TRANSFER_DO_PACK(OP) \
|
|
|
|
|
"addiu %[h], %[h], -0x01 \n\t" \
|
|
|
|
|
PTR_ADDU "%[src], %[src], 0x18 \n\t" \
|
|
|
|
|
PTR_ADDU "%[dst], %[dst], %[stride] \n\t" \
|
|
|
|
|
"bnez %[h], 1b \n\t" \
|
|
|
|
|
: RESTRICT_ASM_ALL64 RESTRICT_ASM_ADDRT \
|
|
|
|
|
[h]"+r"(h), \
|
|
|
|
|
[src]"+r"(src), [dst]"+r"(dst) \
|
|
|
|
|
: [stride]"r"(stride), [rnd]"m"(rnd), \
|
2021-06-01 08:22:09 +02:00
|
|
|
[ff_pw_53]"f"(ff_pw_53.f), [ff_pw_18]"f"(ff_pw_18.f), \
|
|
|
|
|
[ff_pw_3]"f"(ff_pw_3.f), [ff_pw_128]"f"(ff_pw_128.f) \
|
|
|
|
|
: "$8", "$9", "$f0", "$f2", "$f4", "$f6", "$f8", \
|
2016-10-10 10:11:37 +02:00
|
|
|
"$f14", "$f16", "memory" \
|
|
|
|
|
); \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* Macro to build the 8bits, any direction, version of vc1_put_shift[13].
|
|
|
|
|
* Here, offset=src_stride. Parameters passed A1 to A4 must use
|
|
|
|
|
* %3 (offset), %4 (2*offset) and %5 (3*offset).
|
|
|
|
|
*
|
|
|
|
|
* @param NAME Either 1 or 3
|
|
|
|
|
* @see MSPEL_FILTER13_CORE for information on A1->A4
|
|
|
|
|
*/
|
|
|
|
|
#define MSPEL_FILTER13_8B(NAME, A1, A2, A3, A4, OP, OPNAME) \
|
|
|
|
|
static void \
|
|
|
|
|
OPNAME ## vc1_## NAME ## _mmi(uint8_t *dst, const uint8_t *src, \
|
|
|
|
|
mips_reg stride, int rnd, mips_reg offset) \
|
|
|
|
|
{ \
|
|
|
|
|
int h = 8; \
|
|
|
|
|
DECLARE_VAR_LOW32; \
|
|
|
|
|
DECLARE_VAR_ADDRT; \
|
|
|
|
|
\
|
|
|
|
|
src -= offset; \
|
|
|
|
|
rnd = 32-rnd; \
|
|
|
|
|
\
|
|
|
|
|
__asm__ volatile ( \
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor $f0, $f0, $f0 \n\t" \
|
2016-10-10 10:11:37 +02:00
|
|
|
LOAD_ROUNDER_MMI("%[rnd]") \
|
|
|
|
|
".p2align 3 \n\t" \
|
|
|
|
|
"1: \n\t" \
|
|
|
|
|
MSPEL_FILTER13_CORE(DO_UNPACK, MMI_ULWC1, 1, A1, A2, A3, A4) \
|
|
|
|
|
"li $8, 0x06 \n\t" \
|
|
|
|
|
"mtc1 $8, $f16 \n\t" \
|
|
|
|
|
NORMALIZE_MMI("$f16") \
|
|
|
|
|
TRANSFER_DO_PACK(OP) \
|
|
|
|
|
"addiu %[h], %[h], -0x01 \n\t" \
|
|
|
|
|
PTR_ADDU "%[src], %[src], %[stride] \n\t" \
|
|
|
|
|
PTR_ADDU "%[dst], %[dst], %[stride] \n\t" \
|
|
|
|
|
"bnez %[h], 1b \n\t" \
|
|
|
|
|
: RESTRICT_ASM_LOW32 RESTRICT_ASM_ADDRT \
|
|
|
|
|
[h]"+r"(h), \
|
|
|
|
|
[src]"+r"(src), [dst]"+r"(dst) \
|
|
|
|
|
: [offset_x1]"r"(offset), [offset_x2]"r"(2*offset), \
|
2018-09-06 10:10:52 +02:00
|
|
|
[offset_x3]"r"(3*offset), [stride]"r"(stride), \
|
2016-10-10 10:11:37 +02:00
|
|
|
[rnd]"m"(rnd), \
|
2021-06-01 08:22:09 +02:00
|
|
|
[ff_pw_53]"f"(ff_pw_53.f), [ff_pw_18]"f"(ff_pw_18.f), \
|
|
|
|
|
[ff_pw_3]"f"(ff_pw_3.f) \
|
|
|
|
|
: "$8", "$9", "$f0", "$f2", "$f4", "$f6", "$f8", \
|
2016-10-10 10:11:37 +02:00
|
|
|
"$f14", "$f16", "memory" \
|
|
|
|
|
); \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/** 1/4 shift bicubic interpolation */
|
|
|
|
|
MSPEL_FILTER13_8B(shift1, %[offset_x3], %[offset_x2], %[offset_x1], $0, OP_PUT, put_)
|
|
|
|
|
MSPEL_FILTER13_8B(shift1, %[offset_x3], %[offset_x2], %[offset_x1], $0, OP_AVG, avg_)
|
|
|
|
|
MSPEL_FILTER13_VER_16B(shift1, %[stride_x3], %[stride_x2], %[stride_x1], $0)
|
|
|
|
|
MSPEL_FILTER13_HOR_16B(shift1, 6, 4, 2, 0, OP_PUT, put_)
|
|
|
|
|
MSPEL_FILTER13_HOR_16B(shift1, 6, 4, 2, 0, OP_AVG, avg_)
|
|
|
|
|
|
|
|
|
|
/** 3/4 shift bicubic interpolation */
|
|
|
|
|
MSPEL_FILTER13_8B(shift3, $0, %[offset_x1], %[offset_x2], %[offset_x3], OP_PUT, put_)
|
|
|
|
|
MSPEL_FILTER13_8B(shift3, $0, %[offset_x1], %[offset_x2], %[offset_x3], OP_AVG, avg_)
|
|
|
|
|
MSPEL_FILTER13_VER_16B(shift3, $0, %[stride_x1], %[stride_x2], %[stride_x3])
|
|
|
|
|
MSPEL_FILTER13_HOR_16B(shift3, 0, 2, 4, 6, OP_PUT, put_)
|
|
|
|
|
MSPEL_FILTER13_HOR_16B(shift3, 0, 2, 4, 6, OP_AVG, avg_)
|
|
|
|
|
|
|
|
|
|
typedef void (*vc1_mspel_mc_filter_ver_16bits)
|
|
|
|
|
(int16_t *dst, const uint8_t *src, mips_reg src_stride, int rnd,
|
|
|
|
|
int64_t shift);
|
|
|
|
|
typedef void (*vc1_mspel_mc_filter_hor_16bits)
|
|
|
|
|
(uint8_t *dst, mips_reg dst_stride, const int16_t *src, int rnd);
|
|
|
|
|
typedef void (*vc1_mspel_mc_filter_8bits)
|
|
|
|
|
(uint8_t *dst, const uint8_t *src, mips_reg stride, int rnd,
|
|
|
|
|
mips_reg offset);
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* Interpolate fractional pel values by applying proper vertical then
|
|
|
|
|
* horizontal filter.
|
|
|
|
|
*
|
|
|
|
|
* @param dst Destination buffer for interpolated pels.
|
|
|
|
|
* @param src Source buffer.
|
|
|
|
|
* @param stride Stride for both src and dst buffers.
|
|
|
|
|
* @param hmode Horizontal filter (expressed in quarter pixels shift).
|
|
|
|
|
* @param hmode Vertical filter.
|
|
|
|
|
* @param rnd Rounding bias.
|
|
|
|
|
*/
|
|
|
|
|
#define VC1_MSPEL_MC(OP) \
|
|
|
|
|
static void OP ## vc1_mspel_mc(uint8_t *dst, const uint8_t *src, int stride,\
|
|
|
|
|
int hmode, int vmode, int rnd) \
|
|
|
|
|
{ \
|
|
|
|
|
static const vc1_mspel_mc_filter_ver_16bits vc1_put_shift_ver_16bits[] =\
|
|
|
|
|
{ NULL, vc1_put_ver_16b_shift1_mmi, \
|
|
|
|
|
vc1_put_ver_16b_shift2_mmi, \
|
|
|
|
|
vc1_put_ver_16b_shift3_mmi }; \
|
|
|
|
|
static const vc1_mspel_mc_filter_hor_16bits vc1_put_shift_hor_16bits[] =\
|
|
|
|
|
{ NULL, OP ## vc1_hor_16b_shift1_mmi, \
|
|
|
|
|
OP ## vc1_hor_16b_shift2_mmi, \
|
|
|
|
|
OP ## vc1_hor_16b_shift3_mmi }; \
|
|
|
|
|
static const vc1_mspel_mc_filter_8bits vc1_put_shift_8bits[] = \
|
|
|
|
|
{ NULL, OP ## vc1_shift1_mmi, \
|
|
|
|
|
OP ## vc1_shift2_mmi, \
|
|
|
|
|
OP ## vc1_shift3_mmi }; \
|
|
|
|
|
\
|
|
|
|
|
if (vmode) { /* Vertical filter to apply */ \
|
|
|
|
|
if (hmode) { /* Horizontal filter to apply, output to tmp */ \
|
|
|
|
|
static const int shift_value[] = { 0, 5, 1, 5 }; \
|
|
|
|
|
int shift = (shift_value[hmode]+shift_value[vmode])>>1; \
|
|
|
|
|
int r; \
|
|
|
|
|
LOCAL_ALIGNED(16, int16_t, tmp, [12*8]); \
|
|
|
|
|
\
|
|
|
|
|
r = (1<<(shift-1)) + rnd-1; \
|
|
|
|
|
vc1_put_shift_ver_16bits[vmode](tmp, src-1, stride, r, shift); \
|
|
|
|
|
\
|
|
|
|
|
vc1_put_shift_hor_16bits[hmode](dst, stride, tmp+1, 64-rnd); \
|
|
|
|
|
return; \
|
|
|
|
|
} \
|
|
|
|
|
else { /* No horizontal filter, output 8 lines to dst */ \
|
|
|
|
|
vc1_put_shift_8bits[vmode](dst, src, stride, 1-rnd, stride); \
|
|
|
|
|
return; \
|
|
|
|
|
} \
|
|
|
|
|
} \
|
|
|
|
|
\
|
|
|
|
|
/* Horizontal mode with no vertical mode */ \
|
|
|
|
|
vc1_put_shift_8bits[hmode](dst, src, stride, rnd, 1); \
|
|
|
|
|
} \
|
|
|
|
|
static void OP ## vc1_mspel_mc_16(uint8_t *dst, const uint8_t *src, \
|
|
|
|
|
int stride, int hmode, int vmode, int rnd)\
|
|
|
|
|
{ \
|
|
|
|
|
OP ## vc1_mspel_mc(dst + 0, src + 0, stride, hmode, vmode, rnd); \
|
|
|
|
|
OP ## vc1_mspel_mc(dst + 8, src + 8, stride, hmode, vmode, rnd); \
|
|
|
|
|
dst += 8*stride; src += 8*stride; \
|
|
|
|
|
OP ## vc1_mspel_mc(dst + 0, src + 0, stride, hmode, vmode, rnd); \
|
|
|
|
|
OP ## vc1_mspel_mc(dst + 8, src + 8, stride, hmode, vmode, rnd); \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
VC1_MSPEL_MC(put_)
|
|
|
|
|
VC1_MSPEL_MC(avg_)
|
|
|
|
|
|
|
|
|
|
/** Macro to ease bicubic filter interpolation functions declarations */
|
|
|
|
|
#define DECLARE_FUNCTION(a, b) \
|
|
|
|
|
void ff_put_vc1_mspel_mc ## a ## b ## _mmi(uint8_t *dst, \
|
|
|
|
|
const uint8_t *src, \
|
|
|
|
|
ptrdiff_t stride, \
|
|
|
|
|
int rnd) \
|
|
|
|
|
{ \
|
|
|
|
|
put_vc1_mspel_mc(dst, src, stride, a, b, rnd); \
|
|
|
|
|
} \
|
|
|
|
|
void ff_avg_vc1_mspel_mc ## a ## b ## _mmi(uint8_t *dst, \
|
|
|
|
|
const uint8_t *src, \
|
|
|
|
|
ptrdiff_t stride, \
|
|
|
|
|
int rnd) \
|
|
|
|
|
{ \
|
|
|
|
|
avg_vc1_mspel_mc(dst, src, stride, a, b, rnd); \
|
|
|
|
|
} \
|
|
|
|
|
void ff_put_vc1_mspel_mc ## a ## b ## _16_mmi(uint8_t *dst, \
|
|
|
|
|
const uint8_t *src, \
|
|
|
|
|
ptrdiff_t stride, \
|
|
|
|
|
int rnd) \
|
|
|
|
|
{ \
|
|
|
|
|
put_vc1_mspel_mc_16(dst, src, stride, a, b, rnd); \
|
|
|
|
|
} \
|
|
|
|
|
void ff_avg_vc1_mspel_mc ## a ## b ## _16_mmi(uint8_t *dst, \
|
|
|
|
|
const uint8_t *src, \
|
|
|
|
|
ptrdiff_t stride, \
|
|
|
|
|
int rnd) \
|
|
|
|
|
{ \
|
|
|
|
|
avg_vc1_mspel_mc_16(dst, src, stride, a, b, rnd); \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
DECLARE_FUNCTION(0, 1)
|
|
|
|
|
DECLARE_FUNCTION(0, 2)
|
|
|
|
|
DECLARE_FUNCTION(0, 3)
|
|
|
|
|
|
|
|
|
|
DECLARE_FUNCTION(1, 0)
|
|
|
|
|
DECLARE_FUNCTION(1, 1)
|
|
|
|
|
DECLARE_FUNCTION(1, 2)
|
|
|
|
|
DECLARE_FUNCTION(1, 3)
|
|
|
|
|
|
|
|
|
|
DECLARE_FUNCTION(2, 0)
|
|
|
|
|
DECLARE_FUNCTION(2, 1)
|
|
|
|
|
DECLARE_FUNCTION(2, 2)
|
|
|
|
|
DECLARE_FUNCTION(2, 3)
|
|
|
|
|
|
|
|
|
|
DECLARE_FUNCTION(3, 0)
|
|
|
|
|
DECLARE_FUNCTION(3, 1)
|
|
|
|
|
DECLARE_FUNCTION(3, 2)
|
|
|
|
|
DECLARE_FUNCTION(3, 3)
|
|
|
|
|
|
|
|
|
|
#define CHROMA_MC_8_MMI \
|
|
|
|
|
"punpckhbh %[ftmp5], %[ftmp1], %[ftmp0] \n\t" \
|
|
|
|
|
"punpcklbh %[ftmp1], %[ftmp1], %[ftmp0] \n\t" \
|
|
|
|
|
"punpckhbh %[ftmp6], %[ftmp2], %[ftmp0] \n\t" \
|
|
|
|
|
"punpcklbh %[ftmp2], %[ftmp2], %[ftmp0] \n\t" \
|
|
|
|
|
"punpckhbh %[ftmp7], %[ftmp3], %[ftmp0] \n\t" \
|
|
|
|
|
"punpcklbh %[ftmp3], %[ftmp3], %[ftmp0] \n\t" \
|
|
|
|
|
"punpckhbh %[ftmp8], %[ftmp4], %[ftmp0] \n\t" \
|
|
|
|
|
"punpcklbh %[ftmp4], %[ftmp4], %[ftmp0] \n\t" \
|
|
|
|
|
\
|
|
|
|
|
"pmullh %[ftmp1], %[ftmp1], %[A] \n\t" \
|
|
|
|
|
"pmullh %[ftmp5], %[ftmp5], %[A] \n\t" \
|
|
|
|
|
"pmullh %[ftmp2], %[ftmp2], %[B] \n\t" \
|
|
|
|
|
"pmullh %[ftmp6], %[ftmp6], %[B] \n\t" \
|
|
|
|
|
"pmullh %[ftmp3], %[ftmp3], %[C] \n\t" \
|
|
|
|
|
"pmullh %[ftmp7], %[ftmp7], %[C] \n\t" \
|
|
|
|
|
"pmullh %[ftmp4], %[ftmp4], %[D] \n\t" \
|
|
|
|
|
"pmullh %[ftmp8], %[ftmp8], %[D] \n\t" \
|
|
|
|
|
\
|
|
|
|
|
"paddh %[ftmp1], %[ftmp1], %[ftmp2] \n\t" \
|
|
|
|
|
"paddh %[ftmp3], %[ftmp3], %[ftmp4] \n\t" \
|
|
|
|
|
"paddh %[ftmp1], %[ftmp1], %[ftmp3] \n\t" \
|
|
|
|
|
"paddh %[ftmp1], %[ftmp1], %[ff_pw_28] \n\t" \
|
|
|
|
|
\
|
|
|
|
|
"paddh %[ftmp5], %[ftmp5], %[ftmp6] \n\t" \
|
|
|
|
|
"paddh %[ftmp7], %[ftmp7], %[ftmp8] \n\t" \
|
|
|
|
|
"paddh %[ftmp5], %[ftmp5], %[ftmp7] \n\t" \
|
|
|
|
|
"paddh %[ftmp5], %[ftmp5], %[ff_pw_28] \n\t" \
|
|
|
|
|
\
|
|
|
|
|
"psrlh %[ftmp1], %[ftmp1], %[ftmp9] \n\t" \
|
|
|
|
|
"psrlh %[ftmp5], %[ftmp5], %[ftmp9] \n\t" \
|
|
|
|
|
"packushb %[ftmp1], %[ftmp1], %[ftmp5] \n\t"
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define CHROMA_MC_4_MMI \
|
|
|
|
|
"punpcklbh %[ftmp1], %[ftmp1], %[ftmp0] \n\t" \
|
|
|
|
|
"punpcklbh %[ftmp2], %[ftmp2], %[ftmp0] \n\t" \
|
|
|
|
|
"punpcklbh %[ftmp3], %[ftmp3], %[ftmp0] \n\t" \
|
|
|
|
|
"punpcklbh %[ftmp4], %[ftmp4], %[ftmp0] \n\t" \
|
|
|
|
|
\
|
|
|
|
|
"pmullh %[ftmp1], %[ftmp1], %[A] \n\t" \
|
|
|
|
|
"pmullh %[ftmp2], %[ftmp2], %[B] \n\t" \
|
|
|
|
|
"pmullh %[ftmp3], %[ftmp3], %[C] \n\t" \
|
|
|
|
|
"pmullh %[ftmp4], %[ftmp4], %[D] \n\t" \
|
|
|
|
|
\
|
|
|
|
|
"paddh %[ftmp1], %[ftmp1], %[ftmp2] \n\t" \
|
|
|
|
|
"paddh %[ftmp3], %[ftmp3], %[ftmp4] \n\t" \
|
|
|
|
|
"paddh %[ftmp1], %[ftmp1], %[ftmp3] \n\t" \
|
|
|
|
|
"paddh %[ftmp1], %[ftmp1], %[ff_pw_28] \n\t" \
|
|
|
|
|
\
|
|
|
|
|
"psrlh %[ftmp1], %[ftmp1], %[ftmp5] \n\t" \
|
|
|
|
|
"packushb %[ftmp1], %[ftmp1], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void ff_put_no_rnd_vc1_chroma_mc8_mmi(uint8_t *dst /* align 8 */,
|
2022-07-26 07:46:45 +02:00
|
|
|
const uint8_t *src /* align 1 */,
|
2019-10-12 04:48:19 +02:00
|
|
|
ptrdiff_t stride, int h, int x, int y)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
2021-06-01 08:22:09 +02:00
|
|
|
union mmi_intfloat64 A, B, C, D;
|
2016-10-10 10:11:37 +02:00
|
|
|
double ftmp[10];
|
|
|
|
|
uint32_t tmp[1];
|
|
|
|
|
DECLARE_VAR_ALL64;
|
|
|
|
|
DECLARE_VAR_ADDRT;
|
2021-06-01 08:22:09 +02:00
|
|
|
A.i = (8 - x) * (8 - y);
|
|
|
|
|
B.i = (x) * (8 - y);
|
|
|
|
|
C.i = (8 - x) * (y);
|
|
|
|
|
D.i = (x) * (y);
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
av_assert2(x < 8 && y < 8 && x >= 0 && y >= 0);
|
|
|
|
|
|
|
|
|
|
__asm__ volatile(
|
|
|
|
|
"li %[tmp0], 0x06 \n\t"
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor %[ftmp0], %[ftmp0], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
"mtc1 %[tmp0], %[ftmp9] \n\t"
|
|
|
|
|
"pshufh %[A], %[A], %[ftmp0] \n\t"
|
|
|
|
|
"pshufh %[B], %[B], %[ftmp0] \n\t"
|
|
|
|
|
"pshufh %[C], %[C], %[ftmp0] \n\t"
|
|
|
|
|
"pshufh %[D], %[D], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
"1: \n\t"
|
|
|
|
|
MMI_ULDC1(%[ftmp1], %[src], 0x00)
|
|
|
|
|
MMI_ULDC1(%[ftmp2], %[src], 0x01)
|
|
|
|
|
PTR_ADDU "%[src], %[src], %[stride] \n\t"
|
|
|
|
|
MMI_ULDC1(%[ftmp3], %[src], 0x00)
|
|
|
|
|
MMI_ULDC1(%[ftmp4], %[src], 0x01)
|
|
|
|
|
|
|
|
|
|
CHROMA_MC_8_MMI
|
|
|
|
|
|
|
|
|
|
MMI_SDC1(%[ftmp1], %[dst], 0x00)
|
|
|
|
|
"addiu %[h], %[h], -0x01 \n\t"
|
|
|
|
|
PTR_ADDU "%[dst], %[dst], %[stride] \n\t"
|
|
|
|
|
"bnez %[h], 1b \n\t"
|
|
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[ftmp6]"=&f"(ftmp[6]), [ftmp7]"=&f"(ftmp[7]),
|
|
|
|
|
[ftmp8]"=&f"(ftmp[8]), [ftmp9]"=&f"(ftmp[9]),
|
|
|
|
|
RESTRICT_ASM_ALL64
|
|
|
|
|
RESTRICT_ASM_ADDRT
|
|
|
|
|
[tmp0]"=&r"(tmp[0]),
|
|
|
|
|
[src]"+&r"(src), [dst]"+&r"(dst),
|
|
|
|
|
[h]"+&r"(h)
|
|
|
|
|
: [stride]"r"((mips_reg)stride),
|
2021-06-01 08:22:09 +02:00
|
|
|
[A]"f"(A.f), [B]"f"(B.f),
|
|
|
|
|
[C]"f"(C.f), [D]"f"(D.f),
|
|
|
|
|
[ff_pw_28]"f"(ff_pw_28.f)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void ff_put_no_rnd_vc1_chroma_mc4_mmi(uint8_t *dst /* align 8 */,
|
2022-07-26 07:46:45 +02:00
|
|
|
const uint8_t *src /* align 1 */,
|
2019-10-12 04:48:19 +02:00
|
|
|
ptrdiff_t stride, int h, int x, int y)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
2021-06-01 08:22:09 +02:00
|
|
|
union mmi_intfloat64 A, B, C, D;
|
2016-10-10 10:11:37 +02:00
|
|
|
double ftmp[6];
|
|
|
|
|
uint32_t tmp[1];
|
|
|
|
|
DECLARE_VAR_LOW32;
|
|
|
|
|
DECLARE_VAR_ADDRT;
|
2021-06-01 08:22:09 +02:00
|
|
|
A.i = (8 - x) * (8 - y);
|
|
|
|
|
B.i = (x) * (8 - y);
|
|
|
|
|
C.i = (8 - x) * (y);
|
|
|
|
|
D.i = (x) * (y);
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
av_assert2(x < 8 && y < 8 && x >= 0 && y >= 0);
|
|
|
|
|
|
|
|
|
|
__asm__ volatile(
|
|
|
|
|
"li %[tmp0], 0x06 \n\t"
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor %[ftmp0], %[ftmp0], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
"mtc1 %[tmp0], %[ftmp5] \n\t"
|
|
|
|
|
"pshufh %[A], %[A], %[ftmp0] \n\t"
|
|
|
|
|
"pshufh %[B], %[B], %[ftmp0] \n\t"
|
|
|
|
|
"pshufh %[C], %[C], %[ftmp0] \n\t"
|
|
|
|
|
"pshufh %[D], %[D], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
"1: \n\t"
|
|
|
|
|
MMI_ULWC1(%[ftmp1], %[src], 0x00)
|
|
|
|
|
MMI_ULWC1(%[ftmp2], %[src], 0x01)
|
|
|
|
|
PTR_ADDU "%[src], %[src], %[stride] \n\t"
|
|
|
|
|
MMI_ULWC1(%[ftmp3], %[src], 0x00)
|
|
|
|
|
MMI_ULWC1(%[ftmp4], %[src], 0x01)
|
|
|
|
|
|
|
|
|
|
CHROMA_MC_4_MMI
|
|
|
|
|
|
|
|
|
|
MMI_SWC1(%[ftmp1], %[dst], 0x00)
|
|
|
|
|
"addiu %[h], %[h], -0x01 \n\t"
|
|
|
|
|
PTR_ADDU "%[dst], %[dst], %[stride] \n\t"
|
|
|
|
|
"bnez %[h], 1b \n\t"
|
|
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[tmp0]"=&r"(tmp[0]),
|
|
|
|
|
RESTRICT_ASM_LOW32
|
|
|
|
|
RESTRICT_ASM_ADDRT
|
|
|
|
|
[src]"+&r"(src), [dst]"+&r"(dst),
|
|
|
|
|
[h]"+&r"(h)
|
|
|
|
|
: [stride]"r"((mips_reg)stride),
|
2021-06-01 08:22:09 +02:00
|
|
|
[A]"f"(A.f), [B]"f"(B.f),
|
|
|
|
|
[C]"f"(C.f), [D]"f"(D.f),
|
|
|
|
|
[ff_pw_28]"f"(ff_pw_28.f)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void ff_avg_no_rnd_vc1_chroma_mc8_mmi(uint8_t *dst /* align 8 */,
|
2022-07-26 07:46:45 +02:00
|
|
|
const uint8_t *src /* align 1 */,
|
2019-10-12 04:48:19 +02:00
|
|
|
ptrdiff_t stride, int h, int x, int y)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
2021-06-01 08:22:09 +02:00
|
|
|
union mmi_intfloat64 A, B, C, D;
|
2016-10-10 10:11:37 +02:00
|
|
|
double ftmp[10];
|
|
|
|
|
uint32_t tmp[1];
|
|
|
|
|
DECLARE_VAR_ALL64;
|
|
|
|
|
DECLARE_VAR_ADDRT;
|
2021-06-01 08:22:09 +02:00
|
|
|
A.i = (8 - x) * (8 - y);
|
|
|
|
|
B.i = (x) * (8 - y);
|
|
|
|
|
C.i = (8 - x) * (y);
|
|
|
|
|
D.i = (x) * (y);
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
av_assert2(x < 8 && y < 8 && x >= 0 && y >= 0);
|
|
|
|
|
|
|
|
|
|
__asm__ volatile(
|
|
|
|
|
"li %[tmp0], 0x06 \n\t"
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor %[ftmp0], %[ftmp0], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
"mtc1 %[tmp0], %[ftmp9] \n\t"
|
|
|
|
|
"pshufh %[A], %[A], %[ftmp0] \n\t"
|
|
|
|
|
"pshufh %[B], %[B], %[ftmp0] \n\t"
|
|
|
|
|
"pshufh %[C], %[C], %[ftmp0] \n\t"
|
|
|
|
|
"pshufh %[D], %[D], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
"1: \n\t"
|
|
|
|
|
MMI_ULDC1(%[ftmp1], %[src], 0x00)
|
|
|
|
|
MMI_ULDC1(%[ftmp2], %[src], 0x01)
|
|
|
|
|
PTR_ADDU "%[src], %[src], %[stride] \n\t"
|
|
|
|
|
MMI_ULDC1(%[ftmp3], %[src], 0x00)
|
|
|
|
|
MMI_ULDC1(%[ftmp4], %[src], 0x01)
|
|
|
|
|
|
|
|
|
|
CHROMA_MC_8_MMI
|
|
|
|
|
|
|
|
|
|
MMI_LDC1(%[ftmp2], %[dst], 0x00)
|
|
|
|
|
"pavgb %[ftmp1], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_SDC1(%[ftmp1], %[dst], 0x00)
|
|
|
|
|
"addiu %[h], %[h], -0x01 \n\t"
|
|
|
|
|
PTR_ADDU "%[dst], %[dst], %[stride] \n\t"
|
|
|
|
|
"bnez %[h], 1b \n\t"
|
|
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[ftmp6]"=&f"(ftmp[6]), [ftmp7]"=&f"(ftmp[7]),
|
|
|
|
|
[ftmp8]"=&f"(ftmp[8]), [ftmp9]"=&f"(ftmp[9]),
|
|
|
|
|
[tmp0]"=&r"(tmp[0]),
|
|
|
|
|
RESTRICT_ASM_ALL64
|
|
|
|
|
RESTRICT_ASM_ADDRT
|
|
|
|
|
[src]"+&r"(src), [dst]"+&r"(dst),
|
|
|
|
|
[h]"+&r"(h)
|
|
|
|
|
: [stride]"r"((mips_reg)stride),
|
2021-06-01 08:22:09 +02:00
|
|
|
[A]"f"(A.f), [B]"f"(B.f),
|
|
|
|
|
[C]"f"(C.f), [D]"f"(D.f),
|
|
|
|
|
[ff_pw_28]"f"(ff_pw_28.f)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void ff_avg_no_rnd_vc1_chroma_mc4_mmi(uint8_t *dst /* align 8 */,
|
2022-07-26 07:46:45 +02:00
|
|
|
const uint8_t *src /* align 1 */,
|
2019-10-12 04:48:19 +02:00
|
|
|
ptrdiff_t stride, int h, int x, int y)
|
2016-10-10 10:11:37 +02:00
|
|
|
{
|
2021-06-01 08:22:09 +02:00
|
|
|
union mmi_intfloat64 A, B, C, D;
|
2016-10-10 10:11:37 +02:00
|
|
|
double ftmp[6];
|
|
|
|
|
uint32_t tmp[1];
|
|
|
|
|
DECLARE_VAR_LOW32;
|
|
|
|
|
DECLARE_VAR_ADDRT;
|
2021-06-01 08:22:09 +02:00
|
|
|
A.i = (8 - x) * (8 - y);
|
|
|
|
|
B.i = (x) * (8 - y);
|
|
|
|
|
C.i = (8 - x) * (y);
|
|
|
|
|
D.i = (x) * (y);
|
2016-10-10 10:11:37 +02:00
|
|
|
|
|
|
|
|
av_assert2(x < 8 && y < 8 && x >= 0 && y >= 0);
|
|
|
|
|
|
|
|
|
|
__asm__ volatile(
|
|
|
|
|
"li %[tmp0], 0x06 \n\t"
|
libavcodec/mips: Fix specification of instruction name
1.'xor,or,and' to 'pxor,por,pand'. In the case of operating FPR,
gcc supports both of them, clang only supports the second type.
2.'dsrl,srl' to 'ssrld,ssrlw'. In the case of operating FPR, gcc
supports both of them, clang only supports the second type.
Signed-off-by: Jin Bo <jinbo@loongson.cn>
Reviewed-by: yinshiyou-hf@loongson.cn
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2021-05-28 04:04:39 +02:00
|
|
|
"pxor %[ftmp0], %[ftmp0], %[ftmp0] \n\t"
|
2016-10-10 10:11:37 +02:00
|
|
|
"mtc1 %[tmp0], %[ftmp5] \n\t"
|
|
|
|
|
"pshufh %[A], %[A], %[ftmp0] \n\t"
|
|
|
|
|
"pshufh %[B], %[B], %[ftmp0] \n\t"
|
|
|
|
|
"pshufh %[C], %[C], %[ftmp0] \n\t"
|
|
|
|
|
"pshufh %[D], %[D], %[ftmp0] \n\t"
|
|
|
|
|
|
|
|
|
|
"1: \n\t"
|
|
|
|
|
MMI_ULWC1(%[ftmp1], %[src], 0x00)
|
|
|
|
|
MMI_ULWC1(%[ftmp2], %[src], 0x01)
|
|
|
|
|
PTR_ADDU "%[src], %[src], %[stride] \n\t"
|
|
|
|
|
MMI_ULWC1(%[ftmp3], %[src], 0x00)
|
|
|
|
|
MMI_ULWC1(%[ftmp4], %[src], 0x01)
|
|
|
|
|
|
|
|
|
|
CHROMA_MC_4_MMI
|
|
|
|
|
|
|
|
|
|
MMI_LWC1(%[ftmp2], %[dst], 0x00)
|
|
|
|
|
"pavgb %[ftmp1], %[ftmp1], %[ftmp2] \n\t"
|
|
|
|
|
|
|
|
|
|
MMI_SWC1(%[ftmp1], %[dst], 0x00)
|
|
|
|
|
"addiu %[h], %[h], -0x01 \n\t"
|
|
|
|
|
PTR_ADDU "%[dst], %[dst], %[stride] \n\t"
|
|
|
|
|
"bnez %[h], 1b \n\t"
|
|
|
|
|
: [ftmp0]"=&f"(ftmp[0]), [ftmp1]"=&f"(ftmp[1]),
|
|
|
|
|
[ftmp2]"=&f"(ftmp[2]), [ftmp3]"=&f"(ftmp[3]),
|
|
|
|
|
[ftmp4]"=&f"(ftmp[4]), [ftmp5]"=&f"(ftmp[5]),
|
|
|
|
|
[tmp0]"=&r"(tmp[0]),
|
|
|
|
|
RESTRICT_ASM_LOW32
|
|
|
|
|
RESTRICT_ASM_ADDRT
|
|
|
|
|
[src]"+&r"(src), [dst]"+&r"(dst),
|
|
|
|
|
[h]"+&r"(h)
|
|
|
|
|
: [stride]"r"((mips_reg)stride),
|
2021-06-01 08:22:09 +02:00
|
|
|
[A]"f"(A.f), [B]"f"(B.f),
|
|
|
|
|
[C]"f"(C.f), [D]"f"(D.f),
|
|
|
|
|
[ff_pw_28]"f"(ff_pw_28.f)
|
2016-10-10 10:11:37 +02:00
|
|
|
: "memory"
|
|
|
|
|
);
|
|
|
|
|
}
|
