virtualenv/FFmpeg
1
0
Fork 0
mirror of https://github.com/FFmpeg/FFmpeg.git synced 2025-04-19 09:02:26 +02:00
Code Issues Releases Activity

Use x86_reg type instead of long in float_to_int16 MMX/SSE functions.

Browse Source 
Fixes compilation on MinGW64.

Originally committed as revision 15655 to svn://svn.ffmpeg.org/ffmpeg/trunk
This commit is contained in:
Reimar Döffinger 2008-10-20 16:05:29 +00:00
parent c8714ea1b3
commit 31c4f07017
1 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
libavcodec/i386/dsputil_mmx.c
View File

@ -2239,6 +2239,7 @@ static void int32_to_float_fmul_scalar_sse2(float *dst, const int *src, float mu
} }
static void float_to_int16_3dnow(int16_t *dst, const float *src, long len){ static void float_to_int16_3dnow(int16_t *dst, const float *src, long len){
x86_reg reglen = len;
// not bit-exact: pf2id uses different rounding than C and SSE // not bit-exact: pf2id uses different rounding than C and SSE
__asm__ volatile( __asm__ volatile(
"add %0 , %0 \n\t" "add %0 , %0 \n\t"
@ -2257,10 +2258,11 @@ static void float_to_int16_3dnow(int16_t *dst, const float *src, long len){
"add $16 , %0 \n\t" "add $16 , %0 \n\t"
" js 1b \n\t" " js 1b \n\t"
"femms \n\t" "femms \n\t"
:"+r"(len), "+r"(dst), "+r"(src) :"+r"(reglen), "+r"(dst), "+r"(src)
); );
} }
static void float_to_int16_sse(int16_t *dst, const float *src, long len){ static void float_to_int16_sse(int16_t *dst, const float *src, long len){
x86_reg reglen = len;
__asm__ volatile( __asm__ volatile(
"add %0 , %0 \n\t" "add %0 , %0 \n\t"
"lea (%2,%0,2) , %2 \n\t" "lea (%2,%0,2) , %2 \n\t"
@ -2278,11 +2280,12 @@ static void float_to_int16_sse(int16_t *dst, const float *src, long len){
"add $16 , %0 \n\t" "add $16 , %0 \n\t"
" js 1b \n\t" " js 1b \n\t"
"emms \n\t" "emms \n\t"
:"+r"(len), "+r"(dst), "+r"(src) :"+r"(reglen), "+r"(dst), "+r"(src)
); );
} }
static void float_to_int16_sse2(int16_t *dst, const float *src, long len){ static void float_to_int16_sse2(int16_t *dst, const float *src, long len){
x86_reg reglen = len;
__asm__ volatile( __asm__ volatile(
"add %0 , %0 \n\t" "add %0 , %0 \n\t"
"lea (%2,%0,2) , %2 \n\t" "lea (%2,%0,2) , %2 \n\t"
@ -2295,7 +2298,7 @@ static void float_to_int16_sse2(int16_t *dst, const float *src, long len){
"movdqa %%xmm0 , (%1,%0) \n\t" "movdqa %%xmm0 , (%1,%0) \n\t"
"add $16 , %0 \n\t" "add $16 , %0 \n\t"
" js 1b \n\t" " js 1b \n\t"
:"+r"(len), "+r"(dst), "+r"(src) :"+r"(reglen), "+r"(dst), "+r"(src)
); );
} }
@ -2326,6 +2329,7 @@ static void float_to_int16_interleave_##cpu(int16_t *dst, const float **src, lon
if(channels==1)\ if(channels==1)\
float_to_int16_##cpu(dst, src[0], len);\ float_to_int16_##cpu(dst, src[0], len);\
else if(channels==2){\ else if(channels==2){\
x86_reg reglen = len; \
const float *src0 = src[0];\ const float *src0 = src[0];\
const float *src1 = src[1];\ const float *src1 = src[1];\
__asm__ volatile(\ __asm__ volatile(\
@ -2335,7 +2339,7 @@ static void float_to_int16_interleave_##cpu(int16_t *dst, const float **src, lon
"add %0, %3 \n"\ "add %0, %3 \n"\
"neg %0 \n"\ "neg %0 \n"\
body\ body\
:"+r"(len), "+r"(dst), "+r"(src0), "+r"(src1)\ :"+r"(reglen), "+r"(dst), "+r"(src0), "+r"(src1)\
);\ );\
}else if(channels==6){\ }else if(channels==6){\
ff_float_to_int16_interleave6_##cpu(dst, src, len);\ ff_float_to_int16_interleave6_##cpu(dst, src, len);\