mirror of
https://github.com/FFmpeg/FFmpeg.git
synced 2025-01-08 13:22:53 +02:00
avcodec/mips: MSA (MIPS-SIMD-Arch) optimizations for HEVC horizontal and vertical mc functions
Signed-off-by: Shivraj Patil <shivraj.patil@imgtec.com> Reviewed-by: Nedeljko Babic <Nedeljko.Babic@imgtec.com> Signed-off-by: Michael Niedermayer <michaelni@gmx.at>
This commit is contained in:
parent
35a7170e69
commit
4efc0e6451
@ -261,4 +261,6 @@ int i = 0;
|
||||
ff_hevc_dsp_init_x86(hevcdsp, bit_depth);
|
||||
if (ARCH_ARM)
|
||||
ff_hevcdsp_init_arm(hevcdsp, bit_depth);
|
||||
if (ARCH_MIPS)
|
||||
ff_hevc_dsp_init_mips(hevcdsp, bit_depth);
|
||||
}
|
||||
|
@ -129,4 +129,5 @@ extern const int8_t ff_hevc_qpel_filters[3][16];
|
||||
|
||||
void ff_hevc_dsp_init_x86(HEVCDSPContext *c, const int bit_depth);
|
||||
void ff_hevcdsp_init_arm(HEVCDSPContext *c, const int bit_depth);
|
||||
void ff_hevc_dsp_init_mips(HEVCDSPContext *c, const int bit_depth);
|
||||
#endif /* AVCODEC_HEVCDSP_H */
|
||||
|
@ -18,3 +18,5 @@ OBJS-$(CONFIG_AAC_DECODER) += mips/aacdec_mips.o \
|
||||
mips/aacpsdsp_mips.o
|
||||
MIPSDSPR1-OBJS-$(CONFIG_AAC_ENCODER) += mips/aaccoder_mips.o
|
||||
MIPSFPU-OBJS-$(CONFIG_AAC_ENCODER) += mips/iirfilter_mips.o
|
||||
OBJS-$(CONFIG_HEVC_DECODER) += mips/hevcdsp_init_mips.o
|
||||
MSA-OBJS-$(CONFIG_HEVC_DECODER) += mips/hevcdsp_msa.o
|
||||
|
54
libavcodec/mips/hevcdsp_init_mips.c
Normal file
54
libavcodec/mips/hevcdsp_init_mips.c
Normal file
@ -0,0 +1,54 @@
|
||||
/*
|
||||
* Copyright (c) 2015 Manojkumar Bhosale (Manojkumar.Bhosale@imgtec.com)
|
||||
*
|
||||
* This file is part of FFmpeg.
|
||||
*
|
||||
* FFmpeg is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU Lesser General Public
|
||||
* License as published by the Free Software Foundation; either
|
||||
* version 2.1 of the License, or (at your option) any later version.
|
||||
*
|
||||
* FFmpeg is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
||||
* Lesser General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU Lesser General Public
|
||||
* License along with FFmpeg; if not, write to the Free Software
|
||||
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
||||
*/
|
||||
|
||||
#include "libavcodec/mips/hevcdsp_mips.h"
|
||||
|
||||
#if HAVE_MSA
|
||||
static av_cold void hevc_dsp_init_msa(HEVCDSPContext *c,
|
||||
const int bit_depth)
|
||||
{
|
||||
if (8 == bit_depth) {
|
||||
c->put_hevc_qpel[1][0][1] = ff_hevc_put_hevc_qpel_h4_8_msa;
|
||||
c->put_hevc_qpel[3][0][1] = ff_hevc_put_hevc_qpel_h8_8_msa;
|
||||
c->put_hevc_qpel[4][0][1] = ff_hevc_put_hevc_qpel_h12_8_msa;
|
||||
c->put_hevc_qpel[5][0][1] = ff_hevc_put_hevc_qpel_h16_8_msa;
|
||||
c->put_hevc_qpel[6][0][1] = ff_hevc_put_hevc_qpel_h24_8_msa;
|
||||
c->put_hevc_qpel[7][0][1] = ff_hevc_put_hevc_qpel_h32_8_msa;
|
||||
c->put_hevc_qpel[8][0][1] = ff_hevc_put_hevc_qpel_h48_8_msa;
|
||||
c->put_hevc_qpel[9][0][1] = ff_hevc_put_hevc_qpel_h64_8_msa;
|
||||
|
||||
c->put_hevc_qpel[1][1][0] = ff_hevc_put_hevc_qpel_v4_8_msa;
|
||||
c->put_hevc_qpel[3][1][0] = ff_hevc_put_hevc_qpel_v8_8_msa;
|
||||
c->put_hevc_qpel[4][1][0] = ff_hevc_put_hevc_qpel_v12_8_msa;
|
||||
c->put_hevc_qpel[5][1][0] = ff_hevc_put_hevc_qpel_v16_8_msa;
|
||||
c->put_hevc_qpel[6][1][0] = ff_hevc_put_hevc_qpel_v24_8_msa;
|
||||
c->put_hevc_qpel[7][1][0] = ff_hevc_put_hevc_qpel_v32_8_msa;
|
||||
c->put_hevc_qpel[8][1][0] = ff_hevc_put_hevc_qpel_v48_8_msa;
|
||||
c->put_hevc_qpel[9][1][0] = ff_hevc_put_hevc_qpel_v64_8_msa;
|
||||
}
|
||||
}
|
||||
#endif // #if HAVE_MSA
|
||||
|
||||
void ff_hevc_dsp_init_mips(HEVCDSPContext *c, const int bit_depth)
|
||||
{
|
||||
#if HAVE_MSA
|
||||
hevc_dsp_init_msa(c, bit_depth);
|
||||
#endif // #if HAVE_MSA
|
||||
}
|
49
libavcodec/mips/hevcdsp_mips.h
Normal file
49
libavcodec/mips/hevcdsp_mips.h
Normal file
@ -0,0 +1,49 @@
|
||||
/*
|
||||
* Copyright (c) 2015 Manojkumar Bhosale (Manojkumar.Bhosale@imgtec.com)
|
||||
*
|
||||
* This file is part of FFmpeg.
|
||||
*
|
||||
* FFmpeg is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU Lesser General Public
|
||||
* License as published by the Free Software Foundation; either
|
||||
* version 2.1 of the License, or (at your option) any later version.
|
||||
*
|
||||
* FFmpeg is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
||||
* Lesser General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU Lesser General Public
|
||||
* License along with FFmpeg; if not, write to the Free Software
|
||||
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
||||
*/
|
||||
|
||||
#include "libavcodec/hevcdsp.h"
|
||||
|
||||
#define MC(PEL, DIR, WIDTH) \
|
||||
void ff_hevc_put_hevc_##PEL##_##DIR####WIDTH##_8_msa(int16_t *dst, \
|
||||
uint8_t *src, \
|
||||
ptrdiff_t src_stride, \
|
||||
int height, \
|
||||
intptr_t mx, \
|
||||
intptr_t my, \
|
||||
int width)
|
||||
|
||||
MC(qpel, h, 4);
|
||||
MC(qpel, h, 8);
|
||||
MC(qpel, h, 12);
|
||||
MC(qpel, h, 16);
|
||||
MC(qpel, h, 24);
|
||||
MC(qpel, h, 32);
|
||||
MC(qpel, h, 48);
|
||||
MC(qpel, h, 64);
|
||||
|
||||
MC(qpel, v, 4);
|
||||
MC(qpel, v, 8);
|
||||
MC(qpel, v, 12);
|
||||
MC(qpel, v, 16);
|
||||
MC(qpel, v, 24);
|
||||
MC(qpel, v, 32);
|
||||
MC(qpel, v, 48);
|
||||
MC(qpel, v, 64);
|
||||
#undef MC
|
1259
libavcodec/mips/hevcdsp_msa.c
Normal file
1259
libavcodec/mips/hevcdsp_msa.c
Normal file
File diff suppressed because it is too large
Load Diff
285
libavutil/mips/generic_macros_msa.h
Normal file
285
libavutil/mips/generic_macros_msa.h
Normal file
@ -0,0 +1,285 @@
|
||||
/*
|
||||
* Copyright (c) 2015 Manojkumar Bhosale (Manojkumar.Bhosale@imgtec.com)
|
||||
*
|
||||
* This file is part of FFmpeg.
|
||||
*
|
||||
* FFmpeg is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU Lesser General Public
|
||||
* License as published by the Free Software Foundation; either
|
||||
* version 2.1 of the License, or (at your option) any later version.
|
||||
*
|
||||
* FFmpeg is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
||||
* Lesser General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU Lesser General Public
|
||||
* License along with FFmpeg; if not, write to the Free Software
|
||||
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
||||
*/
|
||||
|
||||
#ifndef AVUTIL_MIPS_GENERIC_MACROS_MSA_H
|
||||
#define AVUTIL_MIPS_GENERIC_MACROS_MSA_H
|
||||
|
||||
#include <stdint.h>
|
||||
#include <msa.h>
|
||||
|
||||
#define LOAD_UB(psrc) \
|
||||
( { \
|
||||
v16u8 out_m; \
|
||||
out_m = *((v16u8 *) (psrc)); \
|
||||
out_m; \
|
||||
} )
|
||||
|
||||
#define LOAD_SB(psrc) \
|
||||
( { \
|
||||
v16i8 out_m; \
|
||||
out_m = *((v16i8 *) (psrc)); \
|
||||
out_m; \
|
||||
} )
|
||||
|
||||
#define LOAD_SH(psrc) \
|
||||
( { \
|
||||
v8i16 out_m; \
|
||||
out_m = *((v8i16 *) (psrc)); \
|
||||
out_m; \
|
||||
} )
|
||||
|
||||
#define STORE_SH(vec, pdest) \
|
||||
{ \
|
||||
*((v8i16 *) (pdest)) = (vec); \
|
||||
}
|
||||
|
||||
#if (__mips_isa_rev >= 6)
|
||||
#define STORE_DWORD(pdst, val) \
|
||||
{ \
|
||||
uint8_t *dst_ptr_m = (uint8_t *) (pdst); \
|
||||
uint64_t val_m = (val); \
|
||||
\
|
||||
__asm__ __volatile__ ( \
|
||||
"sd %[val_m], %[dst_ptr_m] \n\t" \
|
||||
\
|
||||
: [dst_ptr_m] "=m" (*dst_ptr_m) \
|
||||
: [val_m] "r" (val_m) \
|
||||
); \
|
||||
}
|
||||
#else
|
||||
#define STORE_DWORD(pdst, val) \
|
||||
{ \
|
||||
uint8_t *dst1_m = (uint8_t *) (pdst); \
|
||||
uint8_t *dst2_m = ((uint8_t *) (pdst)) + 4; \
|
||||
uint32_t val0_m, val1_m; \
|
||||
\
|
||||
val0_m = (uint32_t) ((val) & 0x00000000FFFFFFFF); \
|
||||
val1_m = (uint32_t) (((val) >> 32) & 0x00000000FFFFFFFF); \
|
||||
\
|
||||
__asm__ __volatile__ ( \
|
||||
"usw %[val0_m], %[dst1_m] \n\t" \
|
||||
"usw %[val1_m], %[dst2_m] \n\t" \
|
||||
\
|
||||
: [dst1_m] "=m" (*dst1_m), [dst2_m] "=m" (*dst2_m) \
|
||||
: [val0_m] "r" (val0_m), [val1_m] "r" (val1_m) \
|
||||
); \
|
||||
}
|
||||
#endif
|
||||
|
||||
#define LOAD_4VECS_SB(psrc, stride, \
|
||||
val0, val1, val2, val3) \
|
||||
{ \
|
||||
val0 = LOAD_SB(psrc + 0 * stride); \
|
||||
val1 = LOAD_SB(psrc + 1 * stride); \
|
||||
val2 = LOAD_SB(psrc + 2 * stride); \
|
||||
val3 = LOAD_SB(psrc + 3 * stride); \
|
||||
}
|
||||
|
||||
#define LOAD_7VECS_SB(psrc, stride, \
|
||||
val0, val1, val2, val3, \
|
||||
val4, val5, val6) \
|
||||
{ \
|
||||
val0 = LOAD_SB((psrc) + 0 * (stride)); \
|
||||
val1 = LOAD_SB((psrc) + 1 * (stride)); \
|
||||
val2 = LOAD_SB((psrc) + 2 * (stride)); \
|
||||
val3 = LOAD_SB((psrc) + 3 * (stride)); \
|
||||
val4 = LOAD_SB((psrc) + 4 * (stride)); \
|
||||
val5 = LOAD_SB((psrc) + 5 * (stride)); \
|
||||
val6 = LOAD_SB((psrc) + 6 * (stride)); \
|
||||
}
|
||||
|
||||
#define LOAD_8VECS_SB(psrc, stride, \
|
||||
out0, out1, out2, out3, \
|
||||
out4, out5, out6, out7) \
|
||||
{ \
|
||||
LOAD_4VECS_SB((psrc), (stride), \
|
||||
(out0), (out1), (out2), (out3)); \
|
||||
LOAD_4VECS_SB((psrc + 4 * stride), (stride), \
|
||||
(out4), (out5), (out6), (out7)); \
|
||||
}
|
||||
|
||||
#define ILVR_B_2VECS_SB(in0_r, in1_r, in0_l, in1_l, \
|
||||
out0, out1) \
|
||||
{ \
|
||||
out0 = __msa_ilvr_b((v16i8) (in0_l), (v16i8) (in0_r)); \
|
||||
out1 = __msa_ilvr_b((v16i8) (in1_l), (v16i8) (in1_r)); \
|
||||
}
|
||||
|
||||
#define ILVR_B_4VECS_SB(in0_r, in1_r, in2_r, in3_r, \
|
||||
in0_l, in1_l, in2_l, in3_l, \
|
||||
out0, out1, out2, out3) \
|
||||
{ \
|
||||
ILVR_B_2VECS_SB(in0_r, in1_r, in0_l, in1_l, \
|
||||
out0, out1); \
|
||||
ILVR_B_2VECS_SB(in2_r, in3_r, in2_l, in3_l, \
|
||||
out2, out3); \
|
||||
}
|
||||
|
||||
#define ILVR_B_6VECS_SB(in0_r, in1_r, in2_r, \
|
||||
in3_r, in4_r, in5_r, \
|
||||
in0_l, in1_l, in2_l, \
|
||||
in3_l, in4_l, in5_l, \
|
||||
out0, out1, out2, \
|
||||
out3, out4, out5) \
|
||||
{ \
|
||||
ILVR_B_2VECS_SB(in0_r, in1_r, in0_l, in1_l, \
|
||||
out0, out1); \
|
||||
ILVR_B_2VECS_SB(in2_r, in3_r, in2_l, in3_l, \
|
||||
out2, out3); \
|
||||
ILVR_B_2VECS_SB(in4_r, in5_r, in4_l, in5_l, \
|
||||
out4, out5); \
|
||||
}
|
||||
|
||||
#define ILVR_B_8VECS_SB(in0_r, in1_r, in2_r, in3_r, \
|
||||
in4_r, in5_r, in6_r, in7_r, \
|
||||
in0_l, in1_l, in2_l, in3_l, \
|
||||
in4_l, in5_l, in6_l, in7_l, \
|
||||
out0, out1, out2, out3, \
|
||||
out4, out5, out6, out7) \
|
||||
{ \
|
||||
ILVR_B_2VECS_SB(in0_r, in1_r, in0_l, in1_l, \
|
||||
out0, out1); \
|
||||
ILVR_B_2VECS_SB(in2_r, in3_r, in2_l, in3_l, \
|
||||
out2, out3); \
|
||||
ILVR_B_2VECS_SB(in4_r, in5_r, in4_l, in5_l, \
|
||||
out4, out5); \
|
||||
ILVR_B_2VECS_SB(in6_r, in7_r, in6_l, in7_l, \
|
||||
out6, out7); \
|
||||
}
|
||||
|
||||
#define ILVL_B_2VECS_SB(in0_r, in1_r, in0_l, in1_l, \
|
||||
out0, out1) \
|
||||
{ \
|
||||
out0 = __msa_ilvl_b((v16i8) (in0_l), (v16i8) (in0_r)); \
|
||||
out1 = __msa_ilvl_b((v16i8) (in1_l), (v16i8) (in1_r)); \
|
||||
}
|
||||
|
||||
#define ILVL_B_4VECS_SB(in0_r, in1_r, in2_r, in3_r, \
|
||||
in0_l, in1_l, in2_l, in3_l, \
|
||||
out0, out1, out2, out3) \
|
||||
{ \
|
||||
ILVL_B_2VECS_SB(in0_r, in1_r, in0_l, in1_l, \
|
||||
out0, out1); \
|
||||
ILVL_B_2VECS_SB(in2_r, in3_r, in2_l, in3_l, \
|
||||
out2, out3); \
|
||||
}
|
||||
|
||||
#define ILVL_B_6VECS_SB(in0_r, in1_r, in2_r, \
|
||||
in3_r, in4_r, in5_r, \
|
||||
in0_l, in1_l, in2_l, \
|
||||
in3_l, in4_l, in5_l, \
|
||||
out0, out1, out2, \
|
||||
out3, out4, out5) \
|
||||
{ \
|
||||
ILVL_B_2VECS_SB(in0_r, in1_r, in0_l, in1_l, \
|
||||
out0, out1); \
|
||||
ILVL_B_2VECS_SB(in2_r, in3_r, in2_l, in3_l, \
|
||||
out2, out3); \
|
||||
ILVL_B_2VECS_SB(in4_r, in5_r, in4_l, in5_l, \
|
||||
out4, out5); \
|
||||
}
|
||||
|
||||
#define ILVR_D_2VECS_SB(out0, in0_l, in0_r, \
|
||||
out1, in1_l, in1_r) \
|
||||
{ \
|
||||
out0 = (v16i8) __msa_ilvr_d((v2i64) (in0_l), (v2i64) (in0_r)); \
|
||||
out1 = (v16i8) __msa_ilvr_d((v2i64) (in1_l), (v2i64) (in1_r)); \
|
||||
}
|
||||
|
||||
#define ILVR_D_3VECS_SB(out0, in0_l, in0_r, \
|
||||
out1, in1_l, in1_r, \
|
||||
out2, in2_l, in2_r) \
|
||||
{ \
|
||||
ILVR_D_2VECS_SB(out0, in0_l, in0_r, \
|
||||
out1, in1_l, in1_r); \
|
||||
out2 = (v16i8) __msa_ilvr_d((v2i64) (in2_l), (v2i64) (in2_r)); \
|
||||
}
|
||||
|
||||
#define ILVR_D_4VECS_SB(out0, in0_l, in0_r, \
|
||||
out1, in1_l, in1_r, \
|
||||
out2, in2_l, in2_r, \
|
||||
out3, in3_l, in3_r) \
|
||||
{ \
|
||||
ILVR_D_2VECS_SB(out0, in0_l, in0_r, \
|
||||
out1, in1_l, in1_r); \
|
||||
ILVR_D_2VECS_SB(out2, in2_l, in2_r, \
|
||||
out3, in3_l, in3_r); \
|
||||
}
|
||||
|
||||
#define XORI_B_2VECS_SB(val0, val1, \
|
||||
out0, out1, xor_val) \
|
||||
{ \
|
||||
out0 = (v16i8) __msa_xori_b((v16u8) (val0), (xor_val)); \
|
||||
out1 = (v16i8) __msa_xori_b((v16u8) (val1), (xor_val)); \
|
||||
}
|
||||
|
||||
#define XORI_B_3VECS_SB(val0, val1, val2, \
|
||||
out0, out1, out2, \
|
||||
xor_val) \
|
||||
{ \
|
||||
XORI_B_2VECS_SB(val0, val1, \
|
||||
out0, out1, xor_val); \
|
||||
out2 = (v16i8) __msa_xori_b((v16u8) (val2), (xor_val)); \
|
||||
}
|
||||
|
||||
#define XORI_B_4VECS_SB(val0, val1, val2, val3, \
|
||||
out0, out1, out2, out3, \
|
||||
xor_val) \
|
||||
{ \
|
||||
XORI_B_2VECS_SB(val0, val1, \
|
||||
out0, out1, xor_val); \
|
||||
XORI_B_2VECS_SB(val2, val3, \
|
||||
out2, out3, xor_val); \
|
||||
}
|
||||
|
||||
#define XORI_B_5VECS_SB(val0, val1, val2, val3, val4, \
|
||||
out0, out1, out2, out3, out4, \
|
||||
xor_val) \
|
||||
{ \
|
||||
XORI_B_3VECS_SB(val0, val1, val2, \
|
||||
out0, out1, out2, xor_val); \
|
||||
XORI_B_2VECS_SB(val3, val4, \
|
||||
out3, out4, xor_val); \
|
||||
}
|
||||
|
||||
#define XORI_B_7VECS_SB(val0, val1, val2, val3, \
|
||||
val4, val5, val6, \
|
||||
out0, out1, out2, out3, \
|
||||
out4, out5, out6, \
|
||||
xor_val) \
|
||||
{ \
|
||||
XORI_B_4VECS_SB(val0, val1, val2, val3, \
|
||||
out0, out1, out2, out3, xor_val); \
|
||||
XORI_B_3VECS_SB(val4, val5, val6, \
|
||||
out4, out5, out6, xor_val); \
|
||||
}
|
||||
|
||||
#define XORI_B_8VECS_SB(val0, val1, val2, val3, \
|
||||
val4, val5, val6, val7, \
|
||||
out0, out1, out2, out3, \
|
||||
out4, out5, out6, out7, xor_val) \
|
||||
{ \
|
||||
XORI_B_4VECS_SB(val0, val1, val2, val3, \
|
||||
out0, out1, out2, out3, xor_val); \
|
||||
XORI_B_4VECS_SB(val4, val5, val6, val7, \
|
||||
out4, out5, out6, out7, xor_val); \
|
||||
}
|
||||
|
||||
#endif /* AVUTIL_MIPS_GENERIC_MACROS_MSA_H */
|
Loading…
Reference in New Issue
Block a user