virtualenv/FFmpeg
1
0
Fork 0
mirror of https://github.com/FFmpeg/FFmpeg.git synced 2025-08-15 14:13:16 +02:00
Code Issues Releases Activity

proresdsp: port x86 assembly to cpuflags.

Browse Source
This commit is contained in:
Ronald S. Bultje
2012-07-26 20:38:27 -07:00
parent e9da9a3111
commit 5361e10a5e
1 changed files with 18 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files

39
libavcodec/x86/proresdsp.asm
View File

@@ -82,8 +82,7 @@ section .text align=16
; %1 = row or col (for rounding variable) ; %1 = row or col (for rounding variable)
; %2 = number of bits to shift at the end ; %2 = number of bits to shift at the end
; %3 = optimization %macro IDCT_1D 2
%macro IDCT_1D 3
; a0 = (W4 * row[0]) + (1 << (15 - 1)); ; a0 = (W4 * row[0]) + (1 << (15 - 1));
; a1 = a0; ; a1 = a0;
; a2 = a0; ; a2 = a0;
@@ -330,8 +329,8 @@ section .text align=16
; void prores_idct_put_10_<opt>(uint8_t *pixels, int stride, ; void prores_idct_put_10_<opt>(uint8_t *pixels, int stride,
; DCTELEM *block, const int16_t *qmat); ; DCTELEM *block, const int16_t *qmat);
%macro idct_put_fn 2 %macro idct_put_fn 1
cglobal prores_idct_put_10_%1, 4, 4, %2 cglobal prores_idct_put_10, 4, 4, %1
movsxd r1, r1d movsxd r1, r1d
pxor m15, m15 ; zero pxor m15, m15 ; zero
@@ -347,7 +346,7 @@ cglobal prores_idct_put_10_%1, 4, 4, %2
pmullw m13,[r3+64] pmullw m13,[r3+64]
pmullw m12,[r3+96] pmullw m12,[r3+96]
IDCT_1D row, 17, %1 IDCT_1D row, 17
; transpose for second part of IDCT ; transpose for second part of IDCT
TRANSPOSE8x8W 8, 0, 1, 2, 4, 11, 9, 10, 3 TRANSPOSE8x8W 8, 0, 1, 2, 4, 11, 9, 10, 3
@@ -362,7 +361,7 @@ cglobal prores_idct_put_10_%1, 4, 4, %2
; for (i = 0; i < 8; i++) ; for (i = 0; i < 8; i++)
; idctSparseColAdd(dest + i, line_size, block + i); ; idctSparseColAdd(dest + i, line_size, block + i);
IDCT_1D col, 20, %1 IDCT_1D col, 20
; clip/store ; clip/store
mova m6, [pw_512] mova m6, [pw_512]
@@ -406,27 +405,25 @@ cglobal prores_idct_put_10_%1, 4, 4, %2
RET RET
%endmacro %endmacro
%macro signextend_sse2 3 ; dstlow, dsthigh, tmp %macro SIGNEXTEND 2-3 ; dstlow, dsthigh, tmp
%if cpuflag(sse4)
movhlps %2, %1
pmovsxwd %1, %1
pmovsxwd %2, %2
%else ; sse2
pxor %3, %3 pxor %3, %3
pcmpgtw %3, %1 pcmpgtw %3, %1
mova %2, %1 mova %2, %1
punpcklwd %1, %3 punpcklwd %1, %3
punpckhwd %2, %3 punpckhwd %2, %3
%endif
%endmacro %endmacro
%macro signextend_sse4 2-3 ; dstlow, dsthigh INIT_XMM sse2
movhlps %2, %1 idct_put_fn 16
pmovsxwd %1, %1 INIT_XMM sse4
pmovsxwd %2, %2 idct_put_fn 16
%endmacro INIT_XMM avx
idct_put_fn 16
INIT_XMM
%define SIGNEXTEND signextend_sse2
idct_put_fn sse2, 16
INIT_XMM
%define SIGNEXTEND signextend_sse4
idct_put_fn sse4, 16
INIT_AVX
idct_put_fn avx, 16
%endif %endif