virtualenv/FFmpeg
1
0
Fork 0
mirror of https://github.com/FFmpeg/FFmpeg.git synced 2025-01-03 05:10:03 +02:00
Code Issues Releases Activity

lavc/vp8dsp: fix RV32 stack alignment

Browse Source 
SP must be a multiple of 16 bytes at all times on POSIX - even in leaf
functions - so that signal handlers have a properly aligned stack.
This commit is contained in:
Rémi Denis-Courmont 2024-07-23 18:47:08 +03:00
parent 60b1750134
commit 896c22ef00
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
libavcodec/riscv/vp8dsp_rvv.S
View File

@ -457,14 +457,14 @@ endfunc
.macro epel_hv len hsize vsize
func ff_put_vp8_epel\len\()_h\hsize\()v\vsize\()_rvv, zve32x
#if __riscv_xlen == 64
addi sp, sp, -48
addi sp, sp, -48
.irp n,0,1,2,3,4,5
sd s\n, \n\()<<3(sp)
sd s\n, (\n * 8)(sp)
.endr
#else
addi sp, sp, -24
addi sp, sp, -32
.irp n,0,1,2,3,4,5
sw s\n, \n\()<<2(sp)
sw s\n, (\n * 4)(sp)
.endr
#endif
sub a2, a2, a3
@ -506,14 +506,14 @@ func ff_put_vp8_epel\len\()_h\hsize\()v\vsize\()_rvv, zve32x
#if __riscv_xlen == 64
.irp n,0,1,2,3,4,5
ld s\n, \n\()<<3(sp)
ld s\n, (\n * 8)(sp)
.endr
addi sp, sp, 48
addi sp, sp, 48
#else
.irp n,0,1,2,3,4,5
lw s\n, \n\()<<2(sp)
lw s\n, (\n * 4)(sp)
.endr
addi sp, sp, 24
addi sp, sp, 32
#endif
ret