mirror of
https://github.com/FFmpeg/FFmpeg.git
synced 2024-12-28 20:53:54 +02:00
avutil/mips: Use $at as MMI macro temporary register
Some function had exceed 30 inline assembly register oprands limiation when using LOONGSON2 version of MMI macros. We can avoid that by take $at, which is register reserved for assembler, as temporary register. As none of instructions used in these macros is pseudo, it is safe to utilize $at here. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com> Reviewed-by: Shiyou Yin <yinshiyou-hf@loongson.cn> Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
This commit is contained in:
Jiaxun Yang
Michael Niedermayer
parent
1042039ccd
commit
a1cd62883f
@ -29,74 +29,103 @@
|
|||||||
#include "libavutil/mem_internal.h"
|
#include "libavutil/mem_internal.h"
|
||||||
#include "libavutil/mips/asmdefs.h"
|
#include "libavutil/mips/asmdefs.h"
|
||||||
|
|
||||||
|
/*
|
||||||
|
* These were used to define temporary registers for MMI marcos
|
||||||
|
* however now we're using $at. They're theoretically unnecessary
|
||||||
|
* but just leave them here to avoid mess.
|
||||||
|
*/
|
||||||
|
#define DECLARE_VAR_LOW32
|
||||||
|
#define RESTRICT_ASM_LOW32
|
||||||
|
#define DECLARE_VAR_ALL64
|
||||||
|
#define RESTRICT_ASM_ALL64
|
||||||
|
#define DECLARE_VAR_ADDRT
|
||||||
|
#define RESTRICT_ASM_ADDRT
|
||||||
|
|
||||||
#if HAVE_LOONGSON2
|
#if HAVE_LOONGSON2
|
||||||
|
|
||||||
#define DECLARE_VAR_LOW32 int32_t low32
|
|
||||||
#define RESTRICT_ASM_LOW32 [low32]"=&r"(low32),
|
|
||||||
#define DECLARE_VAR_ALL64 int64_t all64
|
|
||||||
#define RESTRICT_ASM_ALL64 [all64]"=&r"(all64),
|
|
||||||
#define DECLARE_VAR_ADDRT mips_reg addrt
|
|
||||||
#define RESTRICT_ASM_ADDRT [addrt]"=&r"(addrt),
|
|
||||||
|
|
||||||
#define MMI_LWX(reg, addr, stride, bias) \
|
#define MMI_LWX(reg, addr, stride, bias) \
|
||||||
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
|
".set noat \n\t" \
|
||||||
"lw "#reg", "#bias"(%[addrt]) \n\t"
|
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
|
||||||
|
"lw "#reg", "#bias"($at) \n\t" \
|
||||||
|
".set at \n\t"
|
||||||
|
|
||||||
#define MMI_SWX(reg, addr, stride, bias) \
|
#define MMI_SWX(reg, addr, stride, bias) \
|
||||||
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
|
".set noat \n\t" \
|
||||||
"sw "#reg", "#bias"(%[addrt]) \n\t"
|
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
|
||||||
|
"sw "#reg", "#bias"($at) \n\t" \
|
||||||
|
".set at \n\t"
|
||||||
|
|
||||||
#define MMI_LDX(reg, addr, stride, bias) \
|
#define MMI_LDX(reg, addr, stride, bias) \
|
||||||
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
|
".set noat \n\t" \
|
||||||
"ld "#reg", "#bias"(%[addrt]) \n\t"
|
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
|
||||||
|
"ld "#reg", "#bias"($at) \n\t" \
|
||||||
|
".set at \n\t"
|
||||||
|
|
||||||
#define MMI_SDX(reg, addr, stride, bias) \
|
#define MMI_SDX(reg, addr, stride, bias) \
|
||||||
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
|
".set noat \n\t" \
|
||||||
"sd "#reg", "#bias"(%[addrt]) \n\t"
|
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
|
||||||
|
"sd "#reg", "#bias"($at) \n\t" \
|
||||||
|
".set at \n\t"
|
||||||
|
|
||||||
#define MMI_LWC1(fp, addr, bias) \
|
#define MMI_LWC1(fp, addr, bias) \
|
||||||
"lwc1 "#fp", "#bias"("#addr") \n\t"
|
"lwc1 "#fp", "#bias"("#addr") \n\t"
|
||||||
|
|
||||||
#define MMI_ULWC1(fp, addr, bias) \
|
#define MMI_ULWC1(fp, addr, bias) \
|
||||||
"ulw %[low32], "#bias"("#addr") \n\t" \
|
".set noat \n\t" \
|
||||||
"mtc1 %[low32], "#fp" \n\t"
|
"ulw $at, "#bias"("#addr") \n\t" \
|
||||||
|
"mtc1 $at, "#fp" \n\t" \
|
||||||
|
".set at \n\t"
|
||||||
|
|
||||||
#define MMI_LWXC1(fp, addr, stride, bias) \
|
#define MMI_LWXC1(fp, addr, stride, bias) \
|
||||||
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
|
".set noat \n\t" \
|
||||||
MMI_LWC1(fp, %[addrt], bias)
|
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
|
||||||
|
MMI_LWC1(fp, $at, bias) \
|
||||||
|
".set at \n\t"
|
||||||
|
|
||||||
#define MMI_SWC1(fp, addr, bias) \
|
#define MMI_SWC1(fp, addr, bias) \
|
||||||
"swc1 "#fp", "#bias"("#addr") \n\t"
|
"swc1 "#fp", "#bias"("#addr") \n\t"
|
||||||
|
|
||||||
#define MMI_USWC1(fp, addr, bias) \
|
#define MMI_USWC1(fp, addr, bias) \
|
||||||
"mfc1 %[low32], "#fp" \n\t" \
|
".set noat \n\t" \
|
||||||
"usw %[low32], "#bias"("#addr") \n\t"
|
"mfc1 $at, "#fp" \n\t" \
|
||||||
|
"usw $at, "#bias"("#addr") \n\t" \
|
||||||
|
".set at \n\t"
|
||||||
|
|
||||||
#define MMI_SWXC1(fp, addr, stride, bias) \
|
#define MMI_SWXC1(fp, addr, stride, bias) \
|
||||||
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
|
".set noat \n\t" \
|
||||||
MMI_SWC1(fp, %[addrt], bias)
|
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
|
||||||
|
MMI_SWC1(fp, $at, bias) \
|
||||||
|
".set at \n\t"
|
||||||
|
|
||||||
#define MMI_LDC1(fp, addr, bias) \
|
#define MMI_LDC1(fp, addr, bias) \
|
||||||
"ldc1 "#fp", "#bias"("#addr") \n\t"
|
"ldc1 "#fp", "#bias"("#addr") \n\t"
|
||||||
|
|
||||||
#define MMI_ULDC1(fp, addr, bias) \
|
#define MMI_ULDC1(fp, addr, bias) \
|
||||||
"uld %[all64], "#bias"("#addr") \n\t" \
|
".set noat \n\t" \
|
||||||
"dmtc1 %[all64], "#fp" \n\t"
|
"uld $at, "#bias"("#addr") \n\t" \
|
||||||
|
"dmtc1 $at, "#fp" \n\t" \
|
||||||
|
".set at \n\t"
|
||||||
|
|
||||||
#define MMI_LDXC1(fp, addr, stride, bias) \
|
#define MMI_LDXC1(fp, addr, stride, bias) \
|
||||||
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
|
".set noat \n\t" \
|
||||||
MMI_LDC1(fp, %[addrt], bias)
|
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
|
||||||
|
MMI_LDC1(fp, $at, bias) \
|
||||||
|
".set at \n\t"
|
||||||
|
|
||||||
#define MMI_SDC1(fp, addr, bias) \
|
#define MMI_SDC1(fp, addr, bias) \
|
||||||
"sdc1 "#fp", "#bias"("#addr") \n\t"
|
"sdc1 "#fp", "#bias"("#addr") \n\t"
|
||||||
|
|
||||||
#define MMI_USDC1(fp, addr, bias) \
|
#define MMI_USDC1(fp, addr, bias) \
|
||||||
"dmfc1 %[all64], "#fp" \n\t" \
|
".set noat \n\t" \
|
||||||
"usd %[all64], "#bias"("#addr") \n\t"
|
"dmfc1 $at, "#fp" \n\t" \
|
||||||
|
"usd $at, "#bias"("#addr") \n\t" \
|
||||||
|
".set at \n\t"
|
||||||
|
|
||||||
#define MMI_SDXC1(fp, addr, stride, bias) \
|
#define MMI_SDXC1(fp, addr, stride, bias) \
|
||||||
PTR_ADDU "%[addrt], "#addr", "#stride" \n\t" \
|
".set noat \n\t" \
|
||||||
MMI_SDC1(fp, %[addrt], bias)
|
PTR_ADDU "$at, "#addr", "#stride" \n\t" \
|
||||||
|
MMI_SDC1(fp, $at, bias) \
|
||||||
|
".set at \n\t"
|
||||||
|
|
||||||
#define MMI_LQ(reg1, reg2, addr, bias) \
|
#define MMI_LQ(reg1, reg2, addr, bias) \
|
||||||
"ld "#reg1", "#bias"("#addr") \n\t" \
|
"ld "#reg1", "#bias"("#addr") \n\t" \
|
||||||
@ -116,11 +145,6 @@
|
|||||||
|
|
||||||
#elif HAVE_LOONGSON3 /* !HAVE_LOONGSON2 */
|
#elif HAVE_LOONGSON3 /* !HAVE_LOONGSON2 */
|
||||||
|
|
||||||
#define DECLARE_VAR_ALL64
|
|
||||||
#define RESTRICT_ASM_ALL64
|
|
||||||
#define DECLARE_VAR_ADDRT
|
|
||||||
#define RESTRICT_ASM_ADDRT
|
|
||||||
|
|
||||||
#define MMI_LWX(reg, addr, stride, bias) \
|
#define MMI_LWX(reg, addr, stride, bias) \
|
||||||
"gslwx "#reg", "#bias"("#addr", "#stride") \n\t"
|
"gslwx "#reg", "#bias"("#addr", "#stride") \n\t"
|
||||||
|
|
||||||
@ -138,12 +162,12 @@
|
|||||||
|
|
||||||
#if _MIPS_SIM == _ABIO32 /* workaround for 3A2000 gslwlc1 bug */
|
#if _MIPS_SIM == _ABIO32 /* workaround for 3A2000 gslwlc1 bug */
|
||||||
|
|
||||||
#define DECLARE_VAR_LOW32 int32_t low32
|
#define MMI_LWLRC1(fp, addr, bias, off) \
|
||||||
#define RESTRICT_ASM_LOW32 [low32]"=&r"(low32),
|
".set noat \n\t" \
|
||||||
|
"lwl $at, "#bias"+"#off"("#addr") \n\t" \
|
||||||
#define MMI_ULWC1(fp, addr, bias) \
|
"lwr $at, "#bias"("#addr") \n\t" \
|
||||||
"ulw %[low32], "#bias"("#addr") \n\t" \
|
"mtc1 $at, "#fp" \n\t" \
|
||||||
"mtc1 %[low32], "#fp" \n\t"
|
".set at \n\t"
|
||||||
|
|
||||||
#else /* _MIPS_SIM != _ABIO32 */
|
#else /* _MIPS_SIM != _ABIO32 */
|
||||||
|
|
||||||
|
|||||||
Loading…
Reference in New Issue
Block a user