gxw
92fc0bfa54
avutil/mips: refactor msa SLDI_Bn_0 and SLDI_Bn macros.
...
Changing details as following:
1. The previous order of parameters are irregular and difficult to
understand. Adjust the order of the parameters according to the
rule: (RTYPE, input registers, input mask/input index/..., output registers).
Most of the existing msa macros follow the rule.
2. Remove the redundant macro SLDI_Bn_0 and use SLDI_Bn instead.
Reviewed-by: Shiyou Yin <yinshiyou-hf@loongson.cn>
Signed-off-by: Michael Niedermayer <michael@niedermayer.cc>
2019-09-16 00:04:18 +02:00
..
2019-09-10 17:21:53 +02:00
2018-12-18 11:59:51 +01:00
2019-07-10 12:54:57 +02:00
2019-07-19 01:23:23 +02:00
2018-12-18 11:59:51 +01:00
2019-07-19 01:23:23 +02:00
2018-12-18 11:59:51 +01:00
2019-07-28 20:50:30 +02:00
2019-09-16 00:04:18 +02:00
2019-08-13 16:48:38 +02:00
2018-12-18 11:59:51 +01:00
2018-12-18 11:59:51 +01:00
2019-09-16 00:04:18 +02:00
2019-08-13 16:48:38 +02:00
2019-09-16 00:04:18 +02:00
2019-08-13 16:48:38 +02:00
2019-08-13 16:48:38 +02:00
2019-07-19 01:23:23 +02:00
2019-08-13 16:48:38 +02:00
2019-02-02 20:17:37 +01:00
2019-02-02 20:17:37 +01:00
2019-02-02 20:17:37 +01:00
2019-07-19 01:23:23 +02:00
2019-09-16 00:04:18 +02:00
2018-12-18 11:59:51 +01:00
2019-09-16 00:04:18 +02:00
2018-12-18 11:59:51 +01:00
2019-08-13 16:48:38 +02:00
2019-02-27 01:51:40 +01:00
2019-09-16 00:04:18 +02:00
2018-12-18 11:59:51 +01:00
2019-05-26 21:04:18 +02:00
2018-12-18 11:59:51 +01:00
2019-09-16 00:04:18 +02:00
2019-08-02 19:01:51 +02:00
2019-08-13 16:48:38 +02:00
2019-02-16 19:56:57 +01:00
2019-08-13 16:48:38 +02:00
2019-02-16 19:56:57 +01:00
2019-02-16 19:56:57 +01:00
2019-08-13 16:48:38 +02:00
2019-07-19 01:23:23 +02:00
2019-09-16 00:04:18 +02:00
2018-12-18 11:59:51 +01:00
2019-09-16 00:04:18 +02:00
2019-07-19 01:23:23 +02:00
2019-09-16 00:04:18 +02:00
2019-02-27 01:51:40 +01:00
2019-09-16 00:04:18 +02:00
2019-02-27 01:51:40 +01:00
2019-02-27 01:51:40 +01:00