Rémi Denis-Courmont
b6f37ffba7
lavc/vc1dsp: match C block layout in inv_trans_4x8_rvv
...
Although checkasm does not verify this, the decoder requires that the
transform updates the input block exactly like the C code does.
This fixes vc1-ism, vc1_ilaced_twomv, vc1_sa00040, vc1_sa10091,
vc1_sa10143, vc1_sa20021, vc1test_smm0005 and wmv3-drm-dec tests.
2024-06-11 17:15:09 +03:00
..
2024-06-03 22:43:37 +03:00
2024-06-08 18:30:43 +03:00
2024-05-10 18:59:06 +03:00
2024-05-11 11:38:49 +03:00
2024-05-06 22:10:16 +03:00
2024-05-04 10:17:11 +03:00
2024-05-11 11:38:49 +03:00
2024-05-13 18:36:07 +03:00
2024-05-03 17:49:23 +03:00
2024-05-27 22:07:29 +03:00
2024-06-07 17:53:05 +03:00
2024-05-13 18:36:07 +03:00
2024-05-22 19:15:39 +03:00
2024-05-22 19:15:39 +03:00
2024-05-13 18:36:07 +03:00
2024-05-19 10:03:49 +03:00
2024-05-19 18:37:33 +03:00
2024-05-19 18:37:33 +03:00
2024-05-13 18:36:07 +03:00
2024-05-29 16:57:02 +03:00
2024-05-30 18:30:52 +03:00
2024-05-29 16:57:02 +03:00
2024-05-13 18:36:07 +03:00
2024-05-10 18:59:06 +03:00
2024-05-24 17:53:43 +03:00
2024-05-13 18:36:07 +03:00
2024-05-26 19:20:45 +03:00
2024-05-13 18:36:07 +03:00
2024-05-03 18:00:53 +03:00
2024-05-31 22:22:43 +03:00
2024-05-28 19:44:11 +03:00
2024-05-19 10:03:49 +03:00
2024-05-28 19:43:40 +03:00
2024-06-07 17:53:05 +03:00
2024-05-16 17:08:18 +03:00
2024-06-11 17:15:09 +03:00
2024-06-04 17:42:07 +03:00
2024-06-04 17:42:07 +03:00
2024-06-08 18:30:43 +03:00
2024-05-10 18:41:13 +03:00
2024-06-08 18:30:43 +03:00
2024-05-10 18:41:13 +03:00
2024-05-15 19:52:25 +03:00
2024-05-19 10:22:46 +03:00
2024-05-15 19:52:28 +03:00
2024-05-30 18:30:52 +03:00
2024-05-30 18:30:52 +03:00
2024-05-30 18:30:52 +03:00